{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T17:05:09Z","timestamp":1773248709787,"version":"3.50.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Hong Kong Research Grants Council General Research Funds","award":["16245116"],"award-info":[{"award-number":["16245116"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcad.2018.2857040","type":"journal-article","created":{"date-parts":[[2018,10,16]],"date-time":"2018-10-16T18:46:00Z","timestamp":1539715560000},"page":"2555-2566","source":"Crossref","is-referenced-by-count":17,"title":["Hi-DMM: High-Performance Dynamic Memory Management in High-Level Synthesis"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0390-2320","authenticated-orcid":false,"given":"Tingyuan","family":"Liang","sequence":"first","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jieru","family":"Zhao","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Feng","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sharad","family":"Sinha","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Goa, Goa, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7622-6714","authenticated-orcid":false,"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016733"},{"key":"ref12","first-page":"21","article-title":"Global min-cuts in RNC, and other ramifications of a simple min-cut algorithm","volume":"93","author":"karger","year":"1993","journal-title":"Proc SODA"},{"key":"ref13","first-page":"163","article-title":"Interplay of loop unrolling and multidimensional memory partitioning in HLS","author":"cilardo","year":"2015","journal-title":"Proc DATE"},{"key":"ref14","year":"2018","journal-title":"Cimg Library"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/359605.359626"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.485574"},{"key":"ref3","first-page":"6","article-title":"The slab allocator: An object-caching kernel memory allocator","volume":"16","author":"bonwick","year":"1994","journal-title":"Proc USENIX Summer"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927471"},{"key":"ref8","first-page":"1","article-title":"SysAlloc: A hardware manager for dynamic memory allocation in heterogeneous systems","author":"xue","year":"2015","journal-title":"Proc FPL"},{"key":"ref7","article-title":"A dynamic memory manager for FPGA applications","author":"\u00f6zer","year":"2014"},{"key":"ref2","volume":"208","author":"jones","year":"1996","journal-title":"Garbage Collection Algorithms for Automatic Dynamic Memory Management"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183358"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8496924\/08493498.pdf?arnumber=8493498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,16]],"date-time":"2023-08-16T17:30:44Z","timestamp":1692207044000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8493498\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":15,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2857040","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}