{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T16:35:11Z","timestamp":1785256511671,"version":"3.55.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61772482"],"award-info":[{"award-number":["61772482"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Anhui Provincial NSF","award":["1608085QF12"],"award-info":[{"award-number":["1608085QF12"]}]},{"name":"Suzhou Research Foundation","award":["SYG201625"],"award-info":[{"award-number":["SYG201625"]}]},{"DOI":"10.13039\/501100004739","name":"Youth Innovation Promotion Association CAS","doi-asserted-by":"crossref","award":["2017497"],"award-info":[{"award-number":["2017497"]}],"id":[{"id":"10.13039\/501100004739","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"crossref","award":["WK2150110003"],"award-info":[{"award-number":["WK2150110003"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"crossref"}]},{"name":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, CAS","award":["CARCH201709"],"award-info":[{"award-number":["CARCH201709"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcad.2018.2857078","type":"journal-article","created":{"date-parts":[[2018,7,18]],"date-time":"2018-07-18T20:08:11Z","timestamp":1531944491000},"page":"2601-2612","source":"Crossref","is-referenced-by-count":114,"title":["MALOC: A Fully Pipelined FPGA Accelerator for Convolutional Neural Networks With All Layers Mapped on Chip"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8391-5526","authenticated-orcid":false,"given":"Lei","family":"Gong","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, University of Science and Technology of China, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9403-5575","authenticated-orcid":false,"given":"Chao","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, University of Science and Technology of China, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, University of Science and Technology of China, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huaping","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Software Engineering, University of Science and Technology of China, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8360-3143","authenticated-orcid":false,"given":"Xuehai","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, University of Science and Technology of China, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435271"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2315628"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.64"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-012-0810-x"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"ref30","first-page":"1135","article-title":"Learning both weights and connections for efficient neural networks","author":"han","year":"2015","journal-title":"Proc 28th Int Conf Neural Inf Process Syst"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2487346"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898003"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2014.938312"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"884","DOI":"10.7873\/DATE.2015.0536","article-title":"SODA: Software Defined FPGA Based Accelerators for Big Data","author":"chao wang","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2783363"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.25"},{"key":"ref13","first-page":"1","article-title":"UniCNN: A pipelined accelerator towards uniformed computing for CNNs","author":"sun","year":"2017","journal-title":"Int J Parallel Program"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062244"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3125502.3125534"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TSC.2017.2777478"},{"key":"ref18","first-page":"1","article-title":"SparseNN: A performance-efficient accelerator for large-scale sparse neural networks","author":"lu","year":"2017","journal-title":"Int J Parallel Program"},{"key":"ref19","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc NIPS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783723"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783725"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref6","first-page":"513","article-title":"DLAU: A scalable deep learning accelerator unit on FPGA","volume":"36","author":"wang","year":"2017","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001179"},{"key":"ref29","first-page":"3","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","volume":"56","author":"han","year":"2015","journal-title":"FIBER"},{"key":"ref8","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc ACM\/SIGDA FPGA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815993"},{"key":"ref2","first-page":"609","article-title":"DaDianNao: A machine-learning supercomputer","author":"chen","year":"2015","journal-title":"Proc MICRO"},{"key":"ref9","first-page":"12","article-title":"Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks","author":"zhang","year":"2016","journal-title":"Proc ICCAD"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/2644865.2541967","article-title":"DianNao: A small-footprint high-throughput accelerator for ubiquitous machine-learning","volume":"49","author":"chen","year":"2014","journal-title":"ACM SIGPLAN Notices"},{"key":"ref20","article-title":"Very deep convolutional networks for large-scale image recognition","volume":"abs 1409 1556","author":"simonyan","year":"2014","journal-title":"CoRR"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2777863"},{"key":"ref21","first-page":"1400","article-title":"MoDNN: Local distributed mobile computing system for deep neural network","author":"mao","year":"2017","journal-title":"Proc DATE"},{"key":"ref24","first-page":"1","article-title":"SqueezeNet: AlexNet-level accuracy with 50\n$\\times$\n fewer parameters and 0.5MB model size","author":"iandola","year":"2016","journal-title":"Proc ICLR"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2701828"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577315"},{"key":"ref25","first-page":"3123","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","author":"courbariaux","year":"2015","journal-title":"Proc NIPS"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8496924\/08412552.pdf?arnumber=8412552","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,16]],"date-time":"2023-08-16T17:31:53Z","timestamp":1692207113000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8412552\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":40,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2857078","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}