{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T20:44:41Z","timestamp":1768250681401,"version":"3.49.0"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61533011"],"award-info":[{"award-number":["61533011"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007129","name":"Natural Science Foundation of Shandong Province","doi-asserted-by":"publisher","award":["ZR2017MF034"],"award-info":[{"award-number":["ZR2017MF034"]}],"id":[{"id":"10.13039\/501100007129","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research Grants Council of the Hong Kong Special Administrative Region, China","award":["CityU 11278316"],"award-info":[{"award-number":["CityU 11278316"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1820537"],"award-info":[{"award-number":["CCF-1820537"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100009108","name":"Shandong University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100009108","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcad.2018.2857261","type":"journal-article","created":{"date-parts":[[2018,7,18]],"date-time":"2018-07-18T20:08:11Z","timestamp":1531944491000},"page":"2661-2672","source":"Crossref","is-referenced-by-count":16,"title":["NVM-Based FPGA Block RAM With Adaptive SLC-MLC Conversion"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6186-5399","authenticated-orcid":false,"given":"Lei","family":"Ju","sequence":"first","affiliation":[{"name":"School of Software, Shandong University, Jinan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0378-566X","authenticated-orcid":false,"given":"Xiaojin","family":"Sui","sequence":"additional","affiliation":[{"name":"School of Software, Shandong University, Jinan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6875-5691","authenticated-orcid":false,"given":"Shiqing","family":"Li","sequence":"additional","affiliation":[{"name":"School of Software, Shandong University, Jinan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1189-7787","authenticated-orcid":false,"given":"Mengying","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Qingdao, China"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[{"name":"Department of Computer Science, City University of Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4029-4034","authenticated-orcid":false,"given":"Jingtong","family":"Hu","sequence":"additional","affiliation":[{"name":"Swanson School of Engineering, University of Pittsburgh, Pittsburgh, PA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7769-4771","authenticated-orcid":false,"given":"Zhiping","family":"Jia","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Qingdao, China"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.46"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929181"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314401"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294013"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058999"},{"key":"ref35","first-page":"115","article-title":"Don’t forget the memory: Automatic block RAM modelling, optimization, and architecture exploration","author":"yazdanshenas","year":"2017","journal-title":"Proc ACM\/SIGDA Int Symp Field Program Gate Arrays"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3154425"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"1141","DOI":"10.23919\/DATE.2017.7927161","article-title":"Design space exploration of FPGA-based accelerators with multi-level parallelism","author":"zhong","year":"2017","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.64"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974672"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744785"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941476"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428038"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2041555"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897987"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783731"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECMSM.2015.7208700"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.60"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062244"},{"key":"ref6","year":"2015","journal-title":"Power reduction features in Arria 10 devices"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571792"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840857"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2629552"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"ref9","first-page":"629","article-title":"FPGA-based accelerator for long short-term memory recurrent neural networks","author":"guan","year":"2017","journal-title":"Proc Asia South Pacific Design Automat Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898003"},{"key":"ref20","first-page":"45","article-title":"Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design","author":"chen","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2796067"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2731959"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3050440"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228521"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357179"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1290-y"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522331"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556126"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297381"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/8496924\/8412608-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8496924\/08412608.pdf?arnumber=8412608","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,16]],"date-time":"2023-08-16T17:29:08Z","timestamp":1692206948000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8412608\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":44,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2857261","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}