{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,20]],"date-time":"2026-10-20T11:16:55Z","timestamp":1792495015728,"version":"4.5.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcad.2018.2857262","type":"journal-article","created":{"date-parts":[[2018,10,16]],"date-time":"2018-10-16T18:46:00Z","timestamp":1539715560000},"page":"2623-2635","source":"Crossref","is-referenced-by-count":94,"title":["Minimally Biased Multipliers for Approximate Integer and Floating-Point Multiplication"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3691-4130","authenticated-orcid":false,"given":"Hassaan","family":"Saadat","sequence":"first","affiliation":[{"name":"School of Computer Science and Engineering, University of New South Wales, Sydney, NSW, Australia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haseeb","family":"Bokhari","sequence":"additional","affiliation":[{"name":"Software Engineering Group, Open Access Pty. Ltd., Sydney, NSW, Australia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, University of New South Wales, Sydney, NSW, Australia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.845894"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783335"},{"key":"ref13","first-page":"1","article-title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","author":"liu","year":"2014","journal-title":"Proc DATE"},{"key":"ref14","first-page":"1","article-title":"Low-power high-speed multiplier for error-tolerant application","author":"kyaw","year":"2010","journal-title":"Proc EDSSC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2329683"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264080"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1970.222874"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1244940"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228517"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2751163"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3126531"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2333366"},{"key":"ref9","first-page":"1","article-title":"Architectural-space exploration of approximate multipliers","author":"rehman","year":"2016","journal-title":"Proc ICCAD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974661"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref21","first-page":"1","article-title":"Low power GPGPU computation with imprecise hardware","author":"zhang","year":"2014","journal-title":"Proc DAC"},{"key":"ref24","first-page":"1","article-title":"Near-threshold computing for very wide frequency scaling: Approximate adders to rescue performance","author":"soares","year":"2015","journal-title":"Proc NEWCAS"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177105"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref25","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8496924\/08493590.pdf?arnumber=8493590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,16]],"date-time":"2023-08-16T17:32:03Z","timestamp":1692207123000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8493590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":26,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2857262","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}