{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T15:03:04Z","timestamp":1761663784780,"version":"3.37.3"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"DARPA SSITH","award":["HR0011-18-C-0017"],"award-info":[{"award-number":["HR0011-18-C-0017"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcad.2018.2857321","type":"journal-article","created":{"date-parts":[[2018,7,18]],"date-time":"2018-07-18T20:08:11Z","timestamp":1531944491000},"page":"2685-2696","source":"Crossref","is-referenced-by-count":18,"title":["PAGURUS: Low-Overhead Dynamic Information Flow Tracking on Loosely Coupled Accelerators"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0094-4960","authenticated-orcid":false,"given":"Luca","family":"Piccolboni","sequence":"first","affiliation":[{"name":"Department of Computer Science, Columbia University, New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5749-1432","authenticated-orcid":false,"given":"Giuseppe","family":"Di Guglielmo","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Columbia University, New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca P.","family":"Carloni","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Columbia University, New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems","author":"mantovani","year":"2016","journal-title":"Proc ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38874-3_1"},{"journal-title":"SystemC From the Ground Up","year":"2009","author":"black","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1328408.1328410"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref30","article-title":"TaintHLS: High-level synthesis for dynamic information flow tracking","author":"pilato","year":"0","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2480849"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2017.8091091"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086727"},{"key":"ref34","first-page":"435","article-title":"System-level optimization of accelerator local memory for heterogeneous systems-on-chip","volume":"36","author":"pilato","year":"2017","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783759"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2528521.1508258"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2983630"},{"key":"ref12","first-page":"1","article-title":"An analysis of accelerator coupling in heterogeneous architectures","author":"cota","year":"2015","journal-title":"Proc ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1945023.1945032"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3126566"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/859670.859675"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024404"},{"key":"ref17","first-page":"1","article-title":"Dynamic taint analysis for automatic detection, analysis, and signature generation of exploits on commodity software","author":"newsome","year":"2005","journal-title":"Proc Network and Distributed System Security Symp (NDSS)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.26"},{"key":"ref19","first-page":"173","article-title":"FlexiTaint: A programmable accelerator for dynamic taint propagation","author":"venkataramani","year":"2008","journal-title":"Proc IEEE Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref28","article-title":"Securing hardware accelerators: A new challenge for high-level synthesis (perspective paper)","author":"pilato","year":"0","journal-title":"IEEE Embedded Sys Lett"},{"key":"ref4","article-title":"A modular digital VLSI flow for high-productivity SoC design","author":"khailany","year":"2018","journal-title":"Proc ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2445337"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596667"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658991"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001165"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.51"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.107"},{"key":"ref2","first-page":"10","article-title":"1.1 Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref1","article-title":"Invited—The case for embedded scalable platforms","author":"carloni","year":"2016","journal-title":"Proc ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016650"},{"key":"ref20","first-page":"1","article-title":"Design and implementation of a dynamic information flow tracking architecture to secure a RISC-V core for IoT applications","author":"palmiero","year":"2018","journal-title":"Proc IEEE High Perform Extreme Comput Conf (HPEC)"},{"key":"ref45","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1145\/1394608.1382156","article-title":"From speculation to security: Practical and efficient information flow tracking using speculative hardware","author":"chen","year":"2008","journal-title":"Proc Int Symp Comput Archit (ISCA)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1273463.1273490"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3139337.3139341"},{"key":"ref21","first-page":"135","article-title":"LIFT: A low-overhead practical information flow tracking system for detecting security attacks","author":"qin","year":"2006","journal-title":"Proc ACM\/IEEE Int Symp Microarch (MICRO)"},{"key":"ref42","first-page":"378","article-title":"Defeating memory corruption attacks via pointer taintedness detection","author":"chen","year":"2005","journal-title":"Proc IEEE Int Conf Depend Syst Netw (DSN)"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"1691","DOI":"10.23919\/DATE.2017.7927266","article-title":"Register transfer level information flow tracking for provably secure hardware design","author":"ardeshiricham","year":"2017","journal-title":"Proc Conf Design Autom Test Europe Conf Exhibit (DATE)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.31"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2619091"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.17"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2013.6566866"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2009.5270347"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250722"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8496924\/08412617.pdf?arnumber=8412617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,16]],"date-time":"2023-08-16T17:31:08Z","timestamp":1692207068000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8412617\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":47,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2857321","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}