{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:59:57Z","timestamp":1740131997462,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["105-2221-E-001-013-MY3","105-2221-E-001-004-MY2","107-3114-E-002-008"],"award-info":[{"award-number":["105-2221-E-001-013-MY3","105-2221-E-001-004-MY2","107-3114-E-002-008"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcad.2018.2858459","type":"journal-article","created":{"date-parts":[[2018,10,16]],"date-time":"2018-10-16T18:46:00Z","timestamp":1539715560000},"page":"2567-2577","source":"Crossref","is-referenced-by-count":19,"title":["Hot-Spot Suppression for Resource-Constrained Image Recognition Devices With Nonvolatile Memory"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6367-0517","authenticated-orcid":false,"given":"Chun-Feng","family":"Wu","sequence":"first","affiliation":[{"name":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4029-757X","authenticated-orcid":false,"given":"Ming-Chang","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1282-2111","authenticated-orcid":false,"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[{"name":"Academia Sinica, Institute of Information Science, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tei-Wei","family":"Kuo","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref10","article-title":"Quantizing convolutional neural networks for low-power high-throughput inference engines","author":"settle","year":"2018","journal-title":"arXiv preprint arXiv 1805 07941"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310176"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968511"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2480741.2480746"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2668128"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228439"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1145\/1064978.1065034","article-title":"Pin: Building customized program analysis tools with dynamic instrumentation","volume":"40","author":"luk","year":"2005","journal-title":"ACM SIGPLAN Notices"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1273442.1250746"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1989.1.4.541"},{"key":"ref27","first-page":"265","article-title":"TensorFlow: A system for large-scale machine learning","author":"abadi","year":"2016","journal-title":"Proc OSDI"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1155\/2016\/3289801"},{"key":"ref6","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2011.6135437"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0031-3203(82)90024-3"},{"key":"ref7","first-page":"143","article-title":"Generalization and network design strategies","author":"lecun","year":"1989","journal-title":"Connectionism in Perspective"},{"key":"ref2","article-title":"CMSIS-NN: Efficient neural network kernels for ARM Cortex-M CPUs","author":"lai","year":"2018","journal-title":"arXiv preprint arXiv 1801 06601"},{"key":"ref9","article-title":"Ristretto: A framework for empirical study of resource-efficient inference in convolutional neural networks","author":"gysel","year":"0","journal-title":"IEEE Trans Neural Netw Learn Syst"},{"key":"ref1","first-page":"151","article-title":"Machine intelligence on resource-constrained IoT devices: The case of thread granularity optimization for CNN inference","volume":"16","author":"motamedi","year":"2016","journal-title":"ACM Trans Embedded Comput Syst"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2858792"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"journal-title":"ARM CortenA8 Technical Reference Manual","year":"2010","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2830555"},{"journal-title":"3rd Generation Intel Xscale Microarchitecture Developer? Manual Devloper? Manual","year":"2007","key":"ref26"},{"journal-title":"ARM 1156T2S Technical Reference Manual","year":"2007","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8496924\/08493555.pdf?arnumber=8493555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,16]],"date-time":"2023-08-16T17:31:58Z","timestamp":1692207118000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8493555\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":30,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2858459","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}