{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T10:31:59Z","timestamp":1769509919510,"version":"3.49.0"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/tcad.2018.2859266","type":"journal-article","created":{"date-parts":[[2018,7,24]],"date-time":"2018-07-24T22:37:59Z","timestamp":1532471879000},"page":"1703-1716","source":"Crossref","is-referenced-by-count":15,"title":["Enhanced Optimal Multi-Row Detailed Placement for Neighbor Diffusion Effect Mitigation in Sub-10 nm VLSI"],"prefix":"10.1109","volume":"38","author":[{"given":"Changho","family":"Han","sequence":"first","affiliation":[]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3702-5095","authenticated-orcid":false,"given":"Lutong","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Bangqi","family":"Xu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"2017","journal-title":"OpenMP Application Program Interface Version 4 0"},{"key":"ref32","year":"2017","journal-title":"OpenCores Open Source IP-Cores"},{"key":"ref31","year":"2017","journal-title":"Si2 OpenAccess"},{"key":"ref30","year":"2017","journal-title":"LEF\/DEF Reference 5 7"},{"key":"ref34","year":"2017","journal-title":"Synopsys Design Compiler User Guide"},{"key":"ref10","first-page":"165","article-title":"Mongrel: Hybrid techniques for standard cell placement","author":"hur","year":"2000","journal-title":"Proc ICCAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989004"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397248"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1999.760005"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160936"},{"key":"ref15","first-page":"1","article-title":"MrDP: Multiple-row detailed placement of heterogeneous-sized cells for advanced nodes","author":"lin","year":"2016","journal-title":"Proc ICCAD"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372597"},{"key":"ref17","article-title":"Standard cell library, method of using the same, and method of designing semiconductor integrated circuit","author":"oh","year":"0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501293"},{"key":"ref19","first-page":"48","article-title":"An efficient and effective detailed placement algorithm","author":"pan","year":"2005","journal-title":"Proc ICCAD"},{"key":"ref28","year":"2016","journal-title":"Model-Hardware Correlation Team"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372660"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998182"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062338"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617407"},{"key":"ref29","year":"2017","journal-title":"Cadence Innovus User Guide"},{"key":"ref5","first-page":"1","article-title":"Optimization of standard cell based detailed placement for 16nm FinFET process","author":"du","year":"2014","journal-title":"Proc DATE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372662"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203841"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203870"},{"key":"ref9","article-title":"Method and system for high speed detailed placement of cells within an integrated circuit design","author":"hill","year":"2002"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2015.7106119"},{"key":"ref20","article-title":"Forming FinFET cell with fin tip and resulting device","author":"tarabbia","year":"0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858364"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001341"},{"key":"ref24","article-title":"Methods of forming single and double diffusion breaks on integrated circuit products comprised of FinFET devices and the resulting products","author":"xie","year":"2016"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511141"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2401571"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998203"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8807328\/08418726.pdf?arnumber=8418726","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:51Z","timestamp":1657746891000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8418726\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":34,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2859266","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}