{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T07:48:41Z","timestamp":1773647321042,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcad.2018.2861016","type":"journal-article","created":{"date-parts":[[2018,8,10]],"date-time":"2018-08-10T18:43:56Z","timestamp":1533926636000},"page":"2578-2589","source":"Crossref","is-referenced-by-count":28,"title":["Improving and Estimating the Precision of Bounds on the Worst-Case Latency of Task Chains"],"prefix":"10.1109","volume":"37","author":[{"given":"Alain","family":"Girault","sequence":"first","affiliation":[{"name":"Univ. Grenoble Alpes, Inria, CNRS, Grenoble INP, LIG, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1373-0662","authenticated-orcid":false,"given":"Christophe","family":"Pr\u00e9vot","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Inria, CNRS, Grenoble INP, LIG, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1838-2345","authenticated-orcid":false,"given":"Sophie","family":"Quinton","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Inria, CNRS, Grenoble INP, LIG, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rafik","family":"Henia","sequence":"additional","affiliation":[{"name":"Laboratory of Critical Embedded Systems, Thales Research and Technology, Palaiseau, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicolas","family":"Sordon","sequence":"additional","affiliation":[{"name":"Laboratory of Critical Embedded Systems, Thales Research and Technology, Palaiseau, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Real world automotive benchmarks for free","author":"kramer","year":"2015","journal-title":"Proc 1st Int Workshop Anal Tools Methodol Embedded Real Time Syst (WATERS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2010.42"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1990.128748"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1998.739728"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2011.27"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461359"},{"key":"ref16","article-title":"Performance analysis of multiprocessor real-time systems with shared resources","author":"schliecker","year":"2011"},{"key":"ref17","first-page":"28","article-title":"Adding time-offsets to schedulability analysis","author":"tindell","year":"1994"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2012.59"},{"key":"ref3","year":"2010"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-005-0507-9"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2017.09.004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1991.160365"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-007-9012-7"},{"key":"ref2","year":"2009"},{"key":"ref1","year":"2003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045088"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8496924\/08432084.pdf?arnumber=8432084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,16]],"date-time":"2023-08-16T17:31:56Z","timestamp":1692207116000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8432084\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":17,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2861016","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}