{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:59:56Z","timestamp":1740131996261,"version":"3.37.3"},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61774091"],"award-info":[{"award-number":["61774091"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"AFOSR MURI","award":["FA9550-14-1-0351"],"award-info":[{"award-number":["FA9550-14-1-0351"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/tcad.2018.2864220","type":"journal-article","created":{"date-parts":[[2018,8,7]],"date-time":"2018-08-07T19:09:11Z","timestamp":1533668951000},"page":"1844-1857","source":"Crossref","is-referenced-by-count":4,"title":["Toward a Formal and Quantitative Evaluation Framework for Circuit Obfuscation Methods"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0080-4730","authenticated-orcid":false,"given":"Xueyan","family":"Wang","sequence":"first","affiliation":[]},{"given":"Qiang","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Yici","family":"Cai","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6759-8949","authenticated-orcid":false,"given":"Gang","family":"Qu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide","year":"2007","author":"chow","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2652220"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49019-9_4"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0915"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23218"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538897"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"journal-title":"Intellectual Property Protection in VLSI Designs Theory and Practice","year":"2007","author":"qu","key":"ref1"},{"key":"ref20","first-page":"29","article-title":"CamoPerturb: Secure IC camouflaging for minterm protection","author":"yasin","year":"2016","journal-title":"Proc Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903000"},{"key":"ref21","first-page":"28","article-title":"Provably secure camouflaging strategy for IC protection","author":"li","year":"2016","journal-title":"Proc Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203758"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2015.7396725"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315145"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2013.23"},{"key":"ref51","first-page":"502","article-title":"An extensible SAT-solver","author":"e\u00e9n","year":"2003","journal-title":"Proc Int Conf Theory Appl Satisfiability Test (SAT)"},{"journal-title":"Liberate Characterization Solution","year":"2016","key":"ref55"},{"key":"ref54","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"Proc Int Conf Comput -Aided Verification (CAV)"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2179298.2179376"},{"article-title":"Building block for a secure CMOS logic cell library","year":"2012","author":"cocchi","key":"ref40"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49019-9"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581566"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001362"},{"key":"ref17","first-page":"1","article-title":"Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks","author":"liu","year":"2014","journal-title":"Proc Design Autom Testing of Europe (DATE)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060493"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602554"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660301"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"ref6","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"2007","journal-title":"Proc 16th USENIX Security Symp"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2755563"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397343"},{"key":"ref49","first-page":"80","article-title":"Fabrication of a nonvolatile lookup-table circuit chip using magneto\/semiconductor-hybrid structure for an immediate-power-up field programmable gate array","author":"suzuki","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228369"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2372431"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898099"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.69"},{"article-title":"Implanted hidden interconnections in a semiconductor device for preventing reverse engineering","year":"2007","author":"clark","key":"ref42"},{"article-title":"Camouflaging a standard cell based integrated circuit","year":"2012","author":"chow","key":"ref41"},{"article-title":"Covert transformation of transistor properties as a circuit protection method","year":"2007","author":"chow","key":"ref44"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-013-0068-0"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8844133\/08428481.pdf?arnumber=8428481","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:57:29Z","timestamp":1657745849000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8428481\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":55,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2864220","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}