{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:42:39Z","timestamp":1773247359677,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Research Grants Council of Hong Kong SAR","award":["CUHK24209017"],"award-info":[{"award-number":["CUHK24209017"]}]},{"name":"CUHK Undergraduate Summer Research Internship 2017"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/tcad.2018.2878129","type":"journal-article","created":{"date-parts":[[2018,10,25]],"date-time":"2018-10-25T21:37:00Z","timestamp":1540503420000},"page":"2298-2311","source":"Crossref","is-referenced-by-count":31,"title":["Cross-Layer Optimization for High Speed Adders: A Pareto Driven Machine Learning Approach"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3612-4182","authenticated-orcid":false,"given":"Yuzhe","family":"Ma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8554-563X","authenticated-orcid":false,"given":"Subhendu","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0150-4599","authenticated-orcid":false,"given":"Jin","family":"Miao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8391-4734","authenticated-orcid":false,"given":"Jiamin","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6406-4810","authenticated-orcid":false,"given":"Bei","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009168"},{"key":"ref33","author":"rasmussen","year":"2006","journal-title":"Gaussian Processes for Machine Learning"},{"key":"ref32","first-page":"462","article-title":"Active learning for multi-objective optimization","author":"zuluaga","year":"2013","journal-title":"Proc ICML"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.1996.546912"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2009.191"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2013.6810474"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481794"},{"key":"ref35","first-page":"2825","article-title":"Scikit-learn: Machine learning in Python","volume":"12","author":"pedregosa","year":"2011","journal-title":"J Mach Learn Res"},{"key":"ref34","first-page":"1015","article-title":"Gaussian process optimization in the bandit setting: No regret and experimental design","author":"srinivas","year":"2010","journal-title":"Proc ICML"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280873"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358053"},{"key":"ref12","author":"weste","year":"2004","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228886"},{"key":"ref14","first-page":"734","article-title":"An algorithmic approach for generic parallel adders","author":"liu","year":"2003","journal-title":"Proc ICCAD"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114883"},{"key":"ref16","first-page":"123","article-title":"Non-heuristic optimization and synthesis of parallel prefix adders","author":"zimmermann","year":"1996","journal-title":"Proc IWLAS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/0196-6774(86)90003-9"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1121061"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059013"},{"key":"ref28","year":"2016","journal-title":"Synopsys IC Compiler"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872353"},{"key":"ref27","year":"2016","journal-title":"Synopsys Design Compiler"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0350"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref29","year":"2016","journal-title":"Synopsys SAED Library"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353667"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1987.6158699"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428008"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059020"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2341926"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028681"},{"key":"ref21","article-title":"Automated synthesis of high performance two operand binary parallel prefix adder","author":"choudhury","year":"2014"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.19"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488795"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70928-2_64"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2011.6189978"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8907512\/08509188.pdf?arnumber=8509188","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:58:46Z","timestamp":1657745926000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8509188\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":38,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2878129","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,12]]}}}