{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T19:21:36Z","timestamp":1769196096718,"version":"3.49.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61872413"],"award-info":[{"award-number":["61872413"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U1709220"],"award-info":[{"award-number":["U1709220"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61821003"],"award-info":[{"award-number":["61821003"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61876019"],"award-info":[{"award-number":["61876019"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Wuhan Science and Technology Project","award":["2017010201010108"],"award-info":[{"award-number":["2017010201010108"]}]},{"DOI":"10.13039\/501100002663","name":"Northwestern Polytechnical University","doi-asserted-by":"publisher","award":["2016YXMS019"],"award-info":[{"award-number":["2016YXMS019"]}],"id":[{"id":"10.13039\/501100002663","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shenzhen Basic Research Project","award":["JCYJ20170307160135308"],"award-info":[{"award-number":["JCYJ20170307160135308"]}]},{"name":"Shenzhen Basic Research Project","award":["JCYJ20170818162129916"],"award-info":[{"award-number":["JCYJ20170818162129916"]}]},{"DOI":"10.13039\/501100013314","name":"Higher Education Discipline Innovation Project","doi-asserted-by":"publisher","award":["B07038"],"award-info":[{"award-number":["B07038"]}],"id":[{"id":"10.13039\/501100013314","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Key Laboratory of Data Storage System, Ministry of Education"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/tcad.2018.2878132","type":"journal-article","created":{"date-parts":[[2018,10,25]],"date-time":"2018-10-25T21:37:00Z","timestamp":1540503420000},"page":"2312-2320","source":"Crossref","is-referenced-by-count":19,"title":["Pair-Bit Errors Aware LDPC Decoding in MLC NAND Flash Memory"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6992-3722","authenticated-orcid":false,"given":"Meng","family":"Zhang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8153-0393","authenticated-orcid":false,"given":"Fei","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Yajuan","family":"Du","sequence":"additional","affiliation":[]},{"given":"Weihua","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Changsheng","family":"Xie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"67","article-title":"Flash reliability in production: The expected and the unexpected","author":"schroeder","year":"2016","journal-title":"Proc FAST"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3126563"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026357"},{"key":"ref32","first-page":"1","article-title":"LDPC codes for flash channel","author":"hu","year":"2012","journal-title":"Proc Flash Memory Summit"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168954"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927029"},{"key":"ref37","first-page":"1","article-title":"LaLDPC: Latency aware LDPC for read performance improvement of solid state drives","author":"du","year":"2017","journal-title":"Proc of MSST"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744843"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593130"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555371"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2014.6855550"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2688079"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.49"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.266"},{"key":"ref13","first-page":"424","article-title":"Over-10\n$\\times$\n-extended-lifetime 76%-reduced-error solid-state drives (SSDs) with error-prediction LDPC architecture and error-recovery scheme","author":"tanakamaru","year":"2012","journal-title":"Proc ISSCC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2014.6849373"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOMW.2010.5700263"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858383"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2013.6558425"},{"key":"ref19","first-page":"125","article-title":"Access characteristic guided read and write cost regulation for performance improvement on flash memory","author":"li","year":"2016","journal-title":"Proc FAST"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.8.2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNC.2012.6167470"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288200"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024894"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2745844.2745848"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208277"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"ref2","first-page":"244","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"2013","journal-title":"Proc FAST"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024733"},{"key":"ref1","first-page":"521","article-title":"Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis","author":"cai","year":"2012","journal-title":"Proc DATE"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOMW.2010.5700276"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062309"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IMCCC.2016.85"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CCNC.2014.6940497"},{"key":"ref42","first-page":"1","article-title":"LDPC codes: Principles and implementation aspects","author":"vahabzadeh","year":"2016","journal-title":"Proc Flash Summit"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2535224"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.115"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2602359"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078550"},{"key":"ref26","first-page":"1","article-title":"Soft information for LDPC decoding in flash: Mutual-information optimized quantization","author":"wang","year":"2011","journal-title":"Proc Globecom"},{"key":"ref43","first-page":"1","article-title":"The operation algorithm for improving the reliability of TLC NAND flash characteristics","author":"lee","year":"2011","journal-title":"Proc IMW"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2265314"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8907512\/08509142.pdf?arnumber=8509142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:57:29Z","timestamp":1657745849000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8509142\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":45,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2878132","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,12]]}}}