{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:07:00Z","timestamp":1766268420229,"version":"3.37.3"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1566158"],"award-info":[{"award-number":["CCF-1566158"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007130","name":"University of Texas System","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007130","id-type":"DOI","asserted-by":"publisher"}]},{"name":"GREAT seed grant from UTSA Office of Vice President for Research, Economic Development, and Knowledge Enterprise"},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61872305","U1705261","61772439","61472336"],"award-info":[{"award-number":["61872305","U1705261","61772439","61472336"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/tcad.2018.2878166","type":"journal-article","created":{"date-parts":[[2018,10,25]],"date-time":"2018-10-25T21:37:00Z","timestamp":1540503420000},"page":"2229-2242","source":"Crossref","is-referenced-by-count":5,"title":["Mitigating and Tolerating Read Disturbance in STT-MRAM-Based Main Memory via Device and Architecture Innovations"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4966-2040","authenticated-orcid":false,"given":"Armin","family":"Haj Aboutalebi","sequence":"first","affiliation":[]},{"given":"Ethan C.","family":"Ahn","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4819-4583","authenticated-orcid":false,"given":"Bo","family":"Mao","sequence":"additional","affiliation":[]},{"given":"Suzhen","family":"Wu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5819-5283","authenticated-orcid":false,"given":"Lide","family":"Duan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2017.7942497"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488324"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1063\/1.3540361"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/NanoArch.2013.6623037"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333673"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105348"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref10","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bull"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.179"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/11859802_10"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"721","DOI":"10.1038\/nmat2804","article-title":"A perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction","volume":"9","author":"ikeda","year":"2010","journal-title":"Nat Mater"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2008","author":"jacob","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427985"},{"key":"ref15","first-page":"1","article-title":"Area, power, and latency considerations of STT-MRAM to substitute for main memory","author":"jin","year":"2014","journal-title":"Proc Memory Forum"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref17","first-page":"1","article-title":"Co-architecting controllers and DRAM to enhance DRAM process scaling","author":"kang","year":"2014","journal-title":"Proc Memory Forum"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418898"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref28","article-title":"Spin transfer torque switching in perpendicular magnetic tunnel junctions with Co based multilayer","volume":"53","author":"toshihiko","year":"2008","journal-title":"Amer Phys Soc"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1063\/1.2838335"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.31"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"article-title":"On-chip MRAM as a high-bandwidth, low-latency replacement for dram physical memories","year":"2002","author":"desikan","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989101"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2041330"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"journal-title":"SPEC CPU 2006","year":"2017","key":"ref1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3126532"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2043645"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03138-0_14"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2006.878861"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378685"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744908"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.3390\/computers6010008"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627610"},{"key":"ref23","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"ref26","first-page":"54","article-title":"STTRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1201\/b17238"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056029"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/8907512\/8509172-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8907512\/08509172.pdf?arnumber=8509172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:57:29Z","timestamp":1657745849000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8509172\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":48,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2878166","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2019,12]]}}}