{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T20:53:23Z","timestamp":1774472003901,"version":"3.50.1"},"reference-count":77,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["SFB\/TR 89"],"award-info":[{"award-number":["SFB\/TR 89"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/tcad.2018.2878168","type":"journal-article","created":{"date-parts":[[2018,10,25]],"date-time":"2018-10-25T21:37:00Z","timestamp":1540503420000},"page":"101-116","source":"Crossref","is-referenced-by-count":100,"title":["Machine Learning for Power, Energy, and Thermal Management on Multicore Processors: A Survey"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5088-0347","authenticated-orcid":false,"given":"Santiago","family":"Pagani","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4417-2387","authenticated-orcid":false,"given":"P. D. Sai","family":"Manoj","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2251-0004","authenticated-orcid":false,"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","first-page":"5","article-title":"Design and implementation of power-aware virtual memory","author":"huang","year":"2003","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077696"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2409847"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250701"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.10"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360534"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.117"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.21"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593199"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015740"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687486"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647675"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2057520"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.313"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2396998"},{"key":"ref35","first-page":"274","article-title":"Dynamic power management using adaptive learning tree","author":"chung","year":"1999","journal-title":"Proc Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1047758"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2625244"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858403"},{"key":"ref61","author":"mohri","year":"2012","journal-title":"Foundations of Machine Learning"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001379"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024735"},{"key":"ref64","article-title":"3D I\/O designs for energy-efficient memory-logic integration towards thousand-core on-chip","author":"manoj","year":"2015"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187575"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.1998.712192"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658648"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024746"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903260"},{"key":"ref68","first-page":"39","article-title":"Design of a parallel vector access unit for SDRAM memory systems","author":"mathew","year":"2000","journal-title":"Proc Int Symp High Perform Comput Archit"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088188"},{"key":"ref2","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593229"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488950"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481867"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839485(410) 24"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.06.001"},{"key":"ref23","first-page":"602","article-title":"Enhanced Q-learning algorithm for dynamic power management with performance constraint","author":"liu","year":"2010","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2442087.2442095"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/WSCAR.2014.6916835"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228571"},{"key":"ref51","article-title":"Power, energy, and thermal management for clustered manycores","author":"pagani","year":"2016"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ICDEW.2010.5452747"},{"key":"ref58","year":"2017","journal-title":"SPEC CPU 2017"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref54","year":"2014","journal-title":"Exynos 5 Octa (5422)"},{"key":"ref53","year":"2010","journal-title":"SCC External Architecture Specification (EAS) Revision 0 98"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2764075"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001356"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763141"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627614"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1185","DOI":"10.1109\/TC.2015.2439255","article-title":"A Q-learning based self-adaptive I\/O communication for 2.5D integrated many-core microprocessor and memory","volume":"65","author":"manoj","year":"2016","journal-title":"IEEE Trans Comput"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742078"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2701310.2701312"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273529"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.28"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2015.7347594"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2389827"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1432","DOI":"10.1109\/TCSI.2016.2647322","article-title":"A scalable network-on-chip microprocessor with 2.5D integrated memory and accelerator","volume":"64","author":"manoj","year":"2017","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref3","first-page":"1131","article-title":"Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse","author":"taylor","year":"2012","journal-title":"Proc 49th ACM\/EDAC\/IEEE Design Autom Conf (DAC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523606"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747938"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2059270"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378621"},{"key":"ref49","year":"2007","journal-title":"Dual-core intel xeon processor 5100 series datasheet revision 003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305838"},{"key":"ref46","first-page":"-391i","article-title":"On-line learning based dynamic thermal management for multicore systems","volume":"1","author":"kim","year":"2008","journal-title":"Proc Int SoC Design Conf (ISOCC)"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.43"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/IC2E.2016.33"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391693"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039401"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICEAC.2012.6471016"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.136"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837292"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8939296\/08509120.pdf?arnumber=8509120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:04:55Z","timestamp":1651068295000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8509120\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":77,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2878168","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}