{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:00Z","timestamp":1740132000194,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012282","name":"Beijing Innovation Center for Future Chip","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012282","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61674094","61334008","61674102"],"award-info":[{"award-number":["61674094","61334008","61674102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/tcad.2018.2878185","type":"journal-article","created":{"date-parts":[[2018,10,25]],"date-time":"2018-10-25T21:37:00Z","timestamp":1540503420000},"page":"2043-2057","source":"Crossref","is-referenced-by-count":1,"title":["Design Methodology for TFT-Based Pseudo-CMOS Logic Array With Multilayer Interconnection Architecture and Optimization Algorithms"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0116-8975","authenticated-orcid":false,"given":"Qinghang","family":"Zhao","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4793-0972","authenticated-orcid":false,"given":"Wenyu","family":"Sun","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9679-2895","authenticated-orcid":false,"given":"Jiaqing","family":"Zhao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2140-1236","authenticated-orcid":false,"given":"Jian","family":"Zhao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8750-3086","authenticated-orcid":false,"given":"Hailong","family":"Yao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7348-5625","authenticated-orcid":false,"given":"Tsung-Yi","family":"Ho","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3946-9458","authenticated-orcid":false,"given":"Xiaojun","family":"Guo","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2421-353X","authenticated-orcid":false,"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4892-2309","authenticated-orcid":false,"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2598295"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297395"},{"journal-title":"Flows in Networks","year":"2015","author":"ford","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s11222-007-9033-z"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061590"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886556"},{"key":"ref16","first-page":"491","article-title":"A novel cell placement algorithm for flexible TFT circuit with mechanical strain and temperature consideration","author":"lin","year":"2013","journal-title":"Proc IEEE 18th Asia South Pac Design Autom Conf (ASP-DAC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2303992"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2088127"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.orgel.2014.08.032"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2608738"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2695527"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074330"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190168"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature02498"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062227"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8877482\/08509199.pdf?arnumber=8509199","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:51Z","timestamp":1657746531000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8509199\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":16,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2878185","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2019,11]]}}}