{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T16:15:11Z","timestamp":1783613711993,"version":"3.55.0"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/tcad.2018.2889756","type":"journal-article","created":{"date-parts":[[2018,12,25]],"date-time":"2018-12-25T19:39:02Z","timestamp":1545766742000},"page":"478-491","source":"Crossref","is-referenced-by-count":35,"title":["Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribution"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0433-967X","authenticated-orcid":false,"given":"Kwangsoo","family":"Han","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3420-9764","authenticated-orcid":false,"given":"Jiajia","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858330"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/567270.567271"},{"key":"ref33","first-page":"140","article-title":"Resonant clock design for a power-efficient, high-volume \n$\\times$\n86-64 microprocessor","author":"sathe","year":"2012","journal-title":"Proc ISSCC"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019088"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1587\/elex.10.20130850"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2014.08.004"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0261-0_2"},{"key":"ref36","first-page":"333","article-title":"Hybrid structured clock network construction","author":"su","year":"2001","journal-title":"Proc ICCAD"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735058"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372559"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055155"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451956"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"ref2","article-title":"Clock network fishbone architecture for a structured ASIC manufactured on a 28 NM CMOS process lithographic node","author":"andreev","year":"2014"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2012.12.001"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332370"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591862"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"663","DOI":"10.1109\/4.293111","article-title":"Power consumption estimation in CMOS VLSI circuits","volume":"29","author":"liu","year":"1994","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628871"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123038"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225877"},{"key":"ref50","year":"0","journal-title":"Synopsys Design Compiler User Guide"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-015-1531-4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2486159.2486192"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825875"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391253"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147171"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837295"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2442087.2442102"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744776"},{"key":"ref17","first-page":"24","article-title":"A global minimum clock distribution network augmentation algorithm for guaranteed clock skew yield","author":"hu","year":"2007","journal-title":"Proc ASP-DAC"},{"key":"ref18","author":"jang","year":"2015","journal-title":"Personal communication"},{"key":"ref19","first-page":"440","article-title":"Planar-DME: Improved planar zero-skew clock routing with minimum pathlength delay","author":"kahng","year":"1994","journal-title":"Proc Euro DAC"},{"key":"ref4","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref3","article-title":"Structured placement of latches\/flip-flops to minimize clock power in high-performance designs","author":"alpert","year":"2014"},{"key":"ref6","first-page":"799","article-title":"Zero skew clock routing with minimum wirelength","volume":"39","author":"chao","year":"1992","journal-title":"IEEE Trans Comput Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591541"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837297"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1137\/S0895480199352622"},{"key":"ref49","year":"0","journal-title":"Synopsys HSPICE User Guide"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/293625.293628"},{"key":"ref46","year":"0","journal-title":"OpenCores Open Source IP-Cores"},{"key":"ref45","year":"0","journal-title":"Si2 OpenAccess"},{"key":"ref48","year":"0","journal-title":"PrimeTime \ufffdPX User Guide Synopsys"},{"key":"ref47","year":"0","journal-title":"OpenMP"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2633948.2633951"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/43.658565"},{"key":"ref44","year":"0","journal-title":"IBM ILOG CPLEX"},{"key":"ref43","year":"0","journal-title":"Cadence Innovus User Guide"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8964044\/08588311.pdf?arnumber=8588311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:50Z","timestamp":1651068410000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8588311\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":50,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2889756","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,2]]}}}