{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:04:23Z","timestamp":1780675463214,"version":"3.54.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61574089"],"award-info":[{"award-number":["61574089"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["RES0025211"],"award-info":[{"award-number":["RES0025211"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/tcad.2018.2890532","type":"journal-article","created":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T19:52:16Z","timestamp":1546372336000},"page":"654-669","source":"Crossref","is-referenced-by-count":12,"title":["A Novel Heuristic Search Method for Two-Level Approximate Logic Synthesis"],"prefix":"10.1109","volume":"39","author":[{"given":"Sanbao","family":"Su","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chen","family":"Zou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weijiang","family":"Kong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8849-4994","authenticated-orcid":false,"given":"Jie","family":"Han","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5129-9431","authenticated-orcid":false,"given":"Weikang","family":"Qian","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","author":"mcelvain","year":"1993","journal-title":"IWLS'93 Benchmark Set Version 4 0"},{"key":"ref32","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref31","author":"garrett","year":"1948","journal-title":"Lattice Theory Revised"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.165"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref11","first-page":"1","article-title":"A new circuit simplification method for error tolerant applications","author":"shin","year":"2011","journal-title":"Proc Design Autom Test Europe"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.280"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.21"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001398"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897982"},{"key":"ref17","first-page":"1","article-title":"Approximation-aware rewriting of AIGs for error tolerant applications","author":"chandrasekharan","year":"2016","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858314"},{"key":"ref19","first-page":"1","article-title":"Towards digital circuit approximation by exploiting fault simulation","author":"traiola","year":"2017","journal-title":"Proc of IEEE East-West Design & Test Symposium"},{"key":"ref28","first-page":"258","article-title":"EvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods","author":"mrazek","year":"2017","journal-title":"Proc Design Autom Test Europe"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274006"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855944"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691108"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76961"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657022"},{"key":"ref7","first-page":"1449","article-title":"A new approximate adder with low relative error and correct sign calculation","author":"hu","year":"2015","journal-title":"Proc Design Autom Test Europe"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref9","first-page":"1","article-title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","author":"liu","year":"2014","journal-title":"Proc Design Autom Test Europe"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref20","first-page":"409","article-title":"Efficient synthesis of approximate threshold logic circuits with an error rate guarantee","author":"lai","year":"2018","journal-title":"Proc Design Autom Test Europe"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196001"},{"key":"ref21","first-page":"1","article-title":"Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis","author":"su","year":"2018","journal-title":"Proc Design Autom Conf"},{"key":"ref24","first-page":"957","article-title":"Approximate logic synthesis for error tolerant applications","author":"shin","year":"2010","journal-title":"Proc Design Autom Test Europe"},{"key":"ref23","first-page":"1","article-title":"ASLAN: Synthesis of approximate sequential circuits","author":"ranjan","year":"2014","journal-title":"Proc Design Autom Test Europe"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2015.7516961"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691202"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9007056\/08599060.pdf?arnumber=8599060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:04:55Z","timestamp":1651068295000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8599060\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":33,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2890532","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}