{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T16:33:48Z","timestamp":1778344428959,"version":"3.51.4"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61432017"],"award-info":[{"award-number":["61432017"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61404092"],"award-info":[{"award-number":["61404092"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61876173"],"award-info":[{"award-number":["61876173"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006510","name":"Duke University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006510","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/tcad.2018.2890695","type":"journal-article","created":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T19:52:16Z","timestamp":1546372336000},"page":"714-727","source":"Crossref","is-referenced-by-count":14,"title":["Software-Based Self-Testing Using Bounded Model Checking for Out-of-Order Superscalar Processors"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7887-6510","authenticated-orcid":false,"given":"Ying","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4475-6435","authenticated-orcid":false,"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5137-565X","authenticated-orcid":false,"given":"Zebo","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Rezine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8082-4218","authenticated-orcid":false,"given":"Huawei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8621-3346","authenticated-orcid":false,"given":"Petru","family":"Eles","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5829-8423","authenticated-orcid":false,"given":"Jianhui","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"0","journal-title":"SMV"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1145\/157485.164585","article-title":"automatic functional test generation using the extended finite state machine model","author":"cheng","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1016\/S0065-2458(03)58003-2","article-title":"Bounded model checking","volume":"58","author":"biere","year":"2003","journal-title":"Adv Comput"},{"key":"ref32","year":"0","journal-title":"Ivm Processor"},{"key":"ref31","first-page":"1","article-title":"The 2nd generation Intel core processor","author":"lempel","year":"2011","journal-title":"Proc Hot Chips Symp"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242037"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2419622"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829807"},{"key":"ref35","first-page":"794","article-title":"Accelerating high-level bounded model checking","author":"ganai","year":"2006","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011276507260"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998361"},{"key":"ref40","year":"0","journal-title":"NuSMV"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.68"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000866"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.15"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1682","DOI":"10.1109\/TC.2009.118","article-title":"Software-based self-testing of symmetric shared-memory multiprocessors","volume":"58","author":"psarakis","year":"2009","journal-title":"IEEE Trans Comput"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2009.53"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363387"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996710"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252636"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2643663"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2208130"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675602"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.77"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203459"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639687"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.43"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676471"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.913755"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583987"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018130"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219068"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278172"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.186"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2161353"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036184"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893650"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699235"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515837"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2698506"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2538800"},{"key":"ref44","first-page":"300","article-title":"Robust test generation for precise crosstalk-induced path delay faults","author":"li","year":"2006","journal-title":"Proc VLSI Test Symp"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962072"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0744"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2013.6549785"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9007056\/08599062.pdf?arnumber=8599062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:05:07Z","timestamp":1651068307000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8599062\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":46,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2890695","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}