{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:02Z","timestamp":1740132002518,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/tcad.2019.2894376","type":"journal-article","created":{"date-parts":[[2019,1,22]],"date-time":"2019-01-22T03:24:53Z","timestamp":1548127493000},"page":"728-741","source":"Crossref","is-referenced-by-count":3,"title":["Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2269-7331","authenticated-orcid":false,"given":"Gabriel A. G.","family":"Andrade","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3636-1126","authenticated-orcid":false,"given":"Marleson","family":"Graf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9384-8347","authenticated-orcid":false,"given":"Luiz C. V.","family":"dos Santos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"3","article-title":"Automated generation of directed tests for transition coverage in cache coherence protocols","author":"qin","year":"2012","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771799"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.138"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446099"},{"article-title":"Memory consistency models for shared-memory multiprocessors","year":"1995","author":"gharachorloo","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006710"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753340"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_25"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694391"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037723"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213087"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224432"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.48"},{"key":"ref8","first-page":"13","article-title":"Constraint-based random stimuli generation for hardware verification","volume":"28","author":"naveh","year":"2007","journal-title":"AI Mag"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277900"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.373"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403539"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598123"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798276"},{"key":"ref21","first-page":"503","author":"roy","year":"2006","journal-title":"Fast and Generalized Polynomial Time Memory Consistency Verification"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.41"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176424"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122332"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9007056\/08620283.pdf?arnumber=8620283","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:05:08Z","timestamp":1651068308000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8620283\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":26,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2894376","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}