{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:34:39Z","timestamp":1773246879291,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"FSGRF15EG04"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/tcad.2019.2894810","type":"journal-article","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T00:56:13Z","timestamp":1548291373000},"page":"626-639","source":"Crossref","is-referenced-by-count":9,"title":["Multidomain Inter\/Intrachip Silicon Photonic Networks for Energy-Efficient Rack-Scale Computing Systems"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3675-3365","authenticated-orcid":false,"given":"Peng","family":"Yang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7139-724X","authenticated-orcid":false,"given":"Zhehui","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7069-2140","authenticated-orcid":false,"given":"Zhifei","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9089-7752","authenticated-orcid":false,"given":"Jiang","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Yi-Shing","family":"Chang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0276-1199","authenticated-orcid":false,"given":"Xuanqi","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2868-4726","authenticated-orcid":false,"given":"Rafael K. V.","family":"Maeda","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2313-7144","authenticated-orcid":false,"given":"Jun","family":"Feng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"217","article-title":"Message passing interface (MPI)","volume":"262","author":"barker","year":"2015","journal-title":"Proc High-Performance Computing Workshop"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1364\/OPEX.13.003310"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056051"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807600"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169047"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2006.876604"},{"key":"ref37","first-page":"8","article-title":"JADE: A heterogeneous multiprocessor system simulation platform using recorded and statistical application models","author":"maeda","year":"2016","journal-title":"Proc Int Workshop Adv Interconnect Solut Technol Emerg Computi Syst"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2016.2601078"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342226"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503213"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2009.OTuI2"},{"key":"ref40","year":"2018","journal-title":"Benchmark Distribution & Run Rules"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"678","DOI":"10.1109\/TVLSI.2014.2319089","article-title":"An inter\/intra-chip optical network for manycore processors","volume":"23","author":"wu","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555808"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555809"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.171"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.142"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.optcom.2011.10.039"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2013.6681679"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341445"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2015.7180521"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.96"},{"key":"ref27","first-page":"1","article-title":"DOS—A scalable optical switch for datacenters","author":"ye","year":"2010","journal-title":"Proc 1st Symp Architectures Netw Commun Syst"},{"key":"ref3","article-title":"Interconnection network architectures for high-performance computing","author":"minkenberg","year":"2013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.28"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416626"},{"key":"ref5","year":"2012","journal-title":"InfiniBand Architecture Specification Volume 1 Release 1 0a"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450500"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484059"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1879141.1879175"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2600072"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2014.2363947"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.17"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/GROUP4.2007.4347656"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736024"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228739"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/cp.2013.1551"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.48"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2015.W1D.2"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2010.2081350"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2015.W3D.5"},{"key":"ref43","first-page":"22","author":"muralimanohar","year":"2009","journal-title":"CACTI 6 0 A Tool to Model Large Caches"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/OIC.2016.7483034"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9007056\/08624402.pdf?arnumber=8624402","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:05:08Z","timestamp":1651068308000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8624402\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":45,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2894810","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}