{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T20:18:45Z","timestamp":1792786725094,"version":"4.5.0"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004826","name":"Natural Science Foundation of Beijing Municipality","doi-asserted-by":"publisher","award":["L172004"],"award-info":[{"award-number":["L172004"]}],"id":[{"id":"10.13039\/501100004826","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Municipal Science and Technology Program","award":["Z181100008918015"],"award-info":[{"award-number":["Z181100008918015"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/tcad.2019.2897701","type":"journal-article","created":{"date-parts":[[2019,2,5]],"date-time":"2019-02-05T14:54:20Z","timestamp":1549378460000},"page":"857-870","source":"Crossref","is-referenced-by-count":137,"title":["Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9076-7998","authenticated-orcid":false,"given":"Yun","family":"Liang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3801-6847","authenticated-orcid":false,"given":"Liqiang","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6230-5342","authenticated-orcid":false,"given":"Qingcheng","family":"Xiao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shengen","family":"Yan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IC4.2015.7375548"},{"key":"ref38","article-title":"Fast training of convolutional networks through FFTs","author":"mathieu","year":"2013","journal-title":"arXiv preprint arXiv 1312 5851"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2840686"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898040"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240856"},{"key":"ref30","first-page":"31","article-title":"REQ-YOLO: A resource-aware, efficient quantization framework for object detection on FPGAs","author":"caiwen","year":"2019","journal-title":"Proc ACM\/SIGDA Int Symp Field Program Gate Arrays"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.64"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970364"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"},{"key":"ref34","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"arXiv preprint arXiv 1409 1556"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062244"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465842"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934644"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778281"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2017.09.046"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2821561"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/649057"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196067"},{"key":"ref57","first-page":"3","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","volume":"56","author":"han","year":"2015","journal-title":"FIBER"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203813"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995253"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174257"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062228"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00044"},{"key":"ref10","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645545"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref13","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc ACM\/SIGDA Int Symp Field Program Gate Arrays"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298809"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001179"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815993"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897995"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.435"},{"key":"ref4","first-page":"1","article-title":"Scalable and modularized RTL compilation of convolutional neural networks onto FPGA","author":"ma","year":"2016","journal-title":"Proc Int Conf Field Program Logic Appl"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021736"},{"key":"ref5","first-page":"1","article-title":"A high performance FPGA-based accelerator for large-scale convolutional neural networks","author":"li","year":"2016","journal-title":"Proc Int Conf Field Program Logic Appl"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.123"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021698"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174265"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.81"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2815603"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.25"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174253"},{"key":"ref47","year":"2018","journal-title":"Cudnn"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670343"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021727"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021738"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9042369\/08634913.pdf?arnumber=8634913","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T10:02:53Z","timestamp":1651053773000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8634913\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":57,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2897701","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}