{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T09:23:08Z","timestamp":1773134588344,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","award":["11\/2053-9"],"award-info":[{"award-number":["11\/2053-9"]}],"id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/tcad.2019.2897704","type":"journal-article","created":{"date-parts":[[2019,2,5]],"date-time":"2019-02-05T19:54:20Z","timestamp":1549396460000},"page":"747-751","source":"Crossref","is-referenced-by-count":11,"title":["maj-$n$  Logic Synthesis for Emerging Technology"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6695-4710","authenticated-orcid":false,"given":"Augusto","family":"Neutzling","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5368-6750","authenticated-orcid":false,"given":"Felipe S.","family":"Marranghello","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jody Maick","family":"Matos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3118-8160","authenticated-orcid":false,"given":"Andre","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9895-7489","authenticated-orcid":false,"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"84","article-title":"A novel seven input majority gate in quantum-dot cellular automata","volume":"9","author":"navi","year":"2012","journal-title":"Int J Comput Sci Issues"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-014-0589-5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2010.5510934"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.4898042"},{"key":"ref14","author":"muroga","year":"1972","journal-title":"Threshold Logic and Its Applications"},{"key":"ref15","year":"2018","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2471996"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.1962.16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2028609"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.834177"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.27"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2408330"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref7","first-page":"1023","article-title":"Effective logic synthesis for threshold logic circuit design","volume":"37","author":"neutzling","year":"2018","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888267"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2460377"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2664059"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9007056\/08634935.pdf?arnumber=8634935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:05:07Z","timestamp":1651068307000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8634935\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":17,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2897704","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}