{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T22:45:03Z","timestamp":1781131503781,"version":"3.54.1"},"reference-count":64,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1740126"],"award-info":[{"award-number":["1740126"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation nCORE","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/tcad.2019.2907886","type":"journal-article","created":{"date-parts":[[2019,3,27]],"date-time":"2019-03-27T21:50:11Z","timestamp":1553723411000},"page":"1123-1136","source":"Crossref","is-referenced-by-count":97,"title":["MRIMA: An MRAM-Based In-Memory Accelerator"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2289-6381","authenticated-orcid":false,"given":"Shaahin","family":"Angizi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6357-236X","authenticated-orcid":false,"given":"Zhezhi","family":"He","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3987-463X","authenticated-orcid":false,"given":"Amro","family":"Awad","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7989-6297","authenticated-orcid":false,"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","year":"2018","journal-title":"PTX Parallel Thread Execution ISA Version 1 4"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2576903"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196009"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2858251"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297350"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.18"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/3223047"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196092"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2577557"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2791510"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1063\/1.1534619"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2018.2819959"},{"key":"ref27","first-page":"27","article-title":"Systematic validation of \n$2\\times$\n nm diameter perpendicular MTJ arrays and MgO barrier for sub-10 nm embedded STT-MRAM with practically unlimited endurance","author":"kan","year":"2016","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.44.L587"},{"key":"ref2","year":"2012","journal-title":"Fact Sheet Big Data Across the Federal Government"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2447531"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/45\/2\/025001"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.3565162"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2016.29"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009200"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.3556681"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1147\/rd.501.0005"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839468"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref57","author":"malbrain","year":"2009","journal-title":"Byte-Oriented-Aes A Public Domain Byte-Oriented Implementation of AES in C"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2011812"},{"key":"ref55","first-page":"22","author":"muralimanohar","year":"2009","journal-title":"CACTI 6 0 A Tool to Model Large Caches"},{"key":"ref54","first-page":"33","article-title":"CACTI-3DD: Architecture-level modeling for 3D die-stacked dram main memory","author":"chen","year":"2012","journal-title":"Proc IEEE Des Autom Test Europe Conf Exhib (DATE)"},{"key":"ref53","first-page":"265","article-title":"TensorFlow: A system for large-scale machine learning","author":"abadi","year":"2016","journal-title":"Proc of USENIX Symp on Operating Systems Design and Implementation (OSDI)"},{"key":"ref52","first-page":"5","article-title":"Reading digits in natural images with unsupervised feature learning","volume":"2011","author":"netzer","year":"2011","journal-title":"Proc NIPS Workshop on Deep Learning and Unsupervised Feature Learning"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287644"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2682138"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"ref16","year":"2016","journal-title":"Everspin Announces Sampling of the World's First 1-Gigabit MRAM Product"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858415"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2774291"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481793"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2445741"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062326"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446049"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref45","year":"2011","journal-title":"Ncsu eda freepdk45"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030965"},{"key":"ref47","author":"kurup","year":"2012","journal-title":"Logic Synthesis Using Synopsys\ufffd"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref41","article-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016","journal-title":"arXiv preprint arXiv 1606 06160"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035047"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297291"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9075140\/8675492-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9075140\/08675492.pdf?arnumber=8675492","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:07:08Z","timestamp":1651068428000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8675492\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":64,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2907886","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}