{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:29:09Z","timestamp":1745386149340,"version":"3.37.3"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/L025507\/1"],"award-info":[{"award-number":["EP\/L025507\/1"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"name":"\u201cAsynchronous Design for Analog Electronics\u201d"},{"name":"Dialog Semiconductor"},{"name":"\u201cAsynchronous-Analogue Electronics Co-Design\u201d"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/tcad.2019.2907905","type":"journal-article","created":{"date-parts":[[2019,3,27]],"date-time":"2019-03-27T21:50:11Z","timestamp":1553723411000},"page":"952-965","source":"Crossref","is-referenced-by-count":11,"title":["Automating the Design of Asynchronous Logic Control for AMS Electronics"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4030-0089","authenticated-orcid":false,"given":"Danil","family":"Sokolov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6422-2006","authenticated-orcid":false,"given":"Victor","family":"Khomenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrey","family":"Mokhov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Dubikhin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Lloyd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0826-9330","authenticated-orcid":false,"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"MINIMALIST: An environment for the synthesis, verification and testability of burst-mode asynchronous machines","year":"1999","author":"fuhrer","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.18"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02424-5_21"},{"journal-title":"Scan Insertion and ATPG for C-Gate Based Asynchronous Designs","year":"2014","author":"lloyd","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2017.24"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2748002"},{"key":"ref37","first-page":"49","article-title":"Logic synthesis for asynchronous circuits based on STG unfoldings and incremental SAT","volume":"70","author":"khomenko","year":"2006","journal-title":"Fundamenta Informaticae"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1994.656296"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030831"},{"article-title":"A usable reachability analyser","year":"2009","author":"khomenko","key":"ref34"},{"journal-title":"Asynchronous Sequential Switching Circuit","year":"1969","author":"unger","key":"ref10"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761518"},{"key":"ref11","first-page":"204","article-title":"A theory of asynchronous circuits","author":"muller","year":"1959","journal-title":"Proc Int Symp Theory Switching"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.915047"},{"key":"ref13","first-page":"1","article-title":"Asynchronous tracking ADC for digitally controlled DC–DC converters","author":"pratas","year":"2011","journal-title":"Proc Conf on Design of Circuits and Integrated Systems (DCIS)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2726345"},{"key":"ref15","first-page":"315","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"e80 d","author":"cortadella","year":"1997","journal-title":"IEICE Trans Inf Syst"},{"article-title":"Formal verification and testing of asynchronous circuits","year":"1997","author":"roig","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413759"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413757"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"ref4","article-title":"Navigating the path to a successful IC switching regulator design","author":"audy","year":"2008","journal-title":"Proc Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref27","first-page":"199","article-title":"Signal graphs: From self-timed to timed ones","author":"rosenblum","year":"1985","journal-title":"Proc Int Workshop Timed Petri Nets"},{"journal-title":"Switching Power Supply Design","year":"2009","author":"pressman","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-65306-6_21"},{"key":"ref5","first-page":"1373","article-title":"Practical design problems in transistor DC\/DC converters and DC\/AC inverters","volume":"106","author":"towers","year":"1959","journal-title":"Proc IEE"},{"journal-title":"Synchronization and Arbitration in Digital Systems","year":"2008","author":"kinniment","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016875"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541479"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/0471786411"},{"key":"ref1","first-page":"1","article-title":"Holistic mixed signal design in ultra deep sub-micron technologies","author":"talbot","year":"2016","journal-title":"NMI R&D Workshop AMS Design"},{"journal-title":"Chip inductors","year":"4532","key":"ref46"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-012-9975-8"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.14"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2555916"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2016.7604815"},{"journal-title":"Modeling coilcraft RF inductors","year":"2019","key":"ref47"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927276"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2017.8"},{"key":"ref24","first-page":"269","article-title":"Workcraft: Ten years later","author":"sokolov","year":"2016","journal-title":"This asynchronous world Essays dedicated to Alex Yakovlev on the occasion of his 60th birthday"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/BF00122082"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2017.12"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761533"},{"article-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications","year":"1987","author":"chu","key":"ref26"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.25"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660034"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9075140\/08675314.pdf?arnumber=8675314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:07:08Z","timestamp":1651068428000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8675314\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":48,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2907905","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}