{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,20]],"date-time":"2025-09-20T18:59:11Z","timestamp":1758394751850,"version":"3.37.3"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/tcad.2019.2907922","type":"journal-article","created":{"date-parts":[[2019,3,27]],"date-time":"2019-03-27T21:50:11Z","timestamp":1553723411000},"page":"1059-1072","source":"Crossref","is-referenced-by-count":17,"title":["Improving Combinational Circuit Reliability Against Multiple Event Transients via a Partition and Restructuring Approach"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8540-0972","authenticated-orcid":false,"given":"Mohammad Reza","family":"Rohanipoor","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5391-383X","authenticated-orcid":false,"given":"Behnam","family":"Ghavami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7113-5197","authenticated-orcid":false,"given":"Mohsen","family":"Raji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903007"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106949"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763020"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.3906\/elk-1502-124"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEE2.2017.7935828"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910443"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834425"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2984393.2984414"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050442"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126614500911"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.902360"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2016.7726658"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.903178"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2426179"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.07.116"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2018.2886640"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ACQED.2015.7274002"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"key":"ref24","first-page":"559","article-title":"Soft error rate reduction using redundancy addition and removal","author":"wu","year":"2008","journal-title":"Proc IEEE Asia South Pacific Design Autom Conf (ASPDAC)"},{"key":"ref23","first-page":"502","article-title":"Soft error reduction in combinational logic using gate resizing and flipflop selection","author":"rao","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2370057"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2008.916877"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1137\/S1064827595287997"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.12.031"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2184145"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2440234"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2263834"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2012530"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297674"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70231"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891036"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2009.29"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996804"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/798\/1\/012209"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061131"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2547423"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.67"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2113-9"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474355"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2459053"},{"journal-title":"45nm Open Cell Library","year":"2008","key":"ref49"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2569562"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62910"},{"key":"ref48","first-page":"25","author":"bryan","year":"1985","journal-title":"The ISCAS85 Benchmark Circuits and Netlist Format"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.37"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2291409"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00052"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9075140\/08675458.pdf?arnumber=8675458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:07:08Z","timestamp":1651068428000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8675458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":51,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2907922","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}