{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T22:37:22Z","timestamp":1767911842796,"version":"3.49.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Hong Kong Research Grants Council General Research Funds","award":["16245116"],"award-info":[{"award-number":["16245116"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/tcad.2019.2912916","type":"journal-article","created":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T04:40:45Z","timestamp":1556340045000},"page":"1428-1441","source":"Crossref","is-referenced-by-count":48,"title":["Performance Modeling and Directives Optimization for High-Level Synthesis on FPGA"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8211-2812","authenticated-orcid":false,"given":"Jieru","family":"Zhao","sequence":"first","affiliation":[]},{"given":"Liang","family":"Feng","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4532-2017","authenticated-orcid":false,"given":"Sharad","family":"Sinha","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9076-7998","authenticated-orcid":false,"given":"Yun","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Bingsheng","family":"He","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00040"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2209291.2209302"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2840686"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488795"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028681"},{"key":"ref30","first-page":"2171","article-title":"DEAP: Evolutionary algorithms made easy","volume":"13","author":"fortin","year":"2012","journal-title":"J Mach Learn Res"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035579"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.30"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862742"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665689"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974719"},{"key":"ref40","first-page":"1","article-title":"Automated accelerator generation and optimization with composable, parallel and pipeline architecture","author":"cong","year":"2018","journal-title":"Proc DAC"},{"key":"ref11","year":"2016","journal-title":"7 Series FPGAs Memory Resources User Guide UG473 v1 12"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref13","year":"2014","journal-title":"Clang"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446058"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689065"},{"key":"ref17","article-title":"An implementation of swing modulo scheduling with extensions for superblocks","author":"lattner","year":"2005"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847282"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref28","author":"pouchet","year":"2012","journal-title":"PolyBench The Polyhedral Benchmark Suite"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898040"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554780"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062251"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.27"},{"key":"ref29","author":"goldberg","year":"1989","journal-title":"Genetic Algorithms in Search Optimization and Machine Learning"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203809"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1929943.1929947"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"157","DOI":"10.7873\/DATE.2015.0199","article-title":"Exploiting Loop-Array Dependencies to Accelerate the Design Space Exploration with High Level Synthesis","author":"nam khanh pham","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref2","year":"2017","journal-title":"Intel HLS Compiler Product Brief"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0798"},{"key":"ref1","year":"2016","journal-title":"Vivado Design Suite User Guide High-Level Synthesis"},{"key":"ref20","article-title":"Dataflow-based design and implementation of image processing applications","author":"shen","year":"2011"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2660769"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/35.54342"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196109"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145730"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927161"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927426"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723122"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1155\/2015\/826283"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9119884\/08695879.pdf?arnumber=8695879","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:03:24Z","timestamp":1651068204000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8695879\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":42,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2912916","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,7]]}}}