{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T08:02:43Z","timestamp":1771488163949,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"NSERC","doi-asserted-by":"publisher","award":["RGPIN-2014-05653"],"award-info":[{"award-number":["RGPIN-2014-05653"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tcad.2019.2912933","type":"journal-article","created":{"date-parts":[[2019,4,25]],"date-time":"2019-04-25T21:55:30Z","timestamp":1556229330000},"page":"1258-1271","source":"Crossref","is-referenced-by-count":8,"title":["Automatic Generation of Differential-Input Differential-Output Second-Order Filters Based on a Differential Pair"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3924-2897","authenticated-orcid":false,"given":"Brent J.","family":"Maundy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3972-5434","authenticated-orcid":false,"given":"Ahmed S.","family":"Elwakil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5228-6907","authenticated-orcid":false,"given":"Leonid","family":"Belostotski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2018.2863231"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2014.2323701"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865055"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-015-0569-0"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2010.5477314"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.998624"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818374"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2023195"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1109\/CJECE.2018.2859621","article-title":"Method of generating unique elementary circuit topologies","volume":"41","author":"shahhosseini","year":"2018","journal-title":"Can J Elect Comput Eng"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857378"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332249"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2482578"},{"key":"ref28","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/82.868465"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2002.1032524"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.921037"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1587\/elex.9.104"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139042970.006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.852922"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.06.0105.0173"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2005.843501"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2001829"},{"key":"ref9","article-title":"A fully differential switched capacitor wavelet filter","author":"grashuis","year":"2009"},{"key":"ref1","author":"deliyannis","year":"1999","journal-title":"Continuous-Time Active Filter Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2018.2863215"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2168"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2018.2822940"},{"key":"ref24","year":"2019","journal-title":"Maple 6 Programming Guide"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2319"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.670"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.7227\/IJEEE.47.4.5"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9098110\/08695748.pdf?arnumber=8695748","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,16]],"date-time":"2023-09-16T02:17:58Z","timestamp":1694830678000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8695748\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":31,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2912933","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}