{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,17]],"date-time":"2025-04-17T14:32:25Z","timestamp":1744900345398,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1421563","CCF-171883"],"award-info":[{"award-number":["CCF-1421563","CCF-171883"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tcad.2019.2915326","type":"journal-article","created":{"date-parts":[[2019,5,8]],"date-time":"2019-05-08T00:50:05Z","timestamp":1557276605000},"page":"1205-1216","source":"Crossref","is-referenced-by-count":0,"title":["On Coloring Rectangular and Diagonal Grid Graphs for Multipatterning and DSA Lithography"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4935-6609","authenticated-orcid":false,"given":"Daifeng","family":"Guo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongbo","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin D. F.","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429396"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488818"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2288678"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387840"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691115"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s00373-003-0540-1"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744868"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691117"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427995"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427992"},{"journal-title":"Ibm research builds functional 7nm processor","year":"2015","author":"dignan","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-30347-0_23"},{"key":"ref6","first-page":"33","article-title":"Gridded design rules–1-D design enables scaling of CMOS logic","volume":"6","author":"smayling","year":"2008","journal-title":"Nanochip Technol J"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165047"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2893446"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1117\/12.812033"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0166-218X(94)00020-E"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297354"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1117\/12.793116"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/PL00009370"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9098110\/8708289-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9098110\/08708289.pdf?arnumber=8708289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:17Z","timestamp":1651068377000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8708289\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":20,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2915326","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}