{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T08:08:22Z","timestamp":1767773302046,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"publisher","award":["MOST 107-2218-E-006-025"],"award-info":[{"award-number":["MOST 107-2218-E-006-025"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tcad.2019.2921345","type":"journal-article","created":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T20:14:15Z","timestamp":1559852055000},"page":"1340-1345","source":"Crossref","is-referenced-by-count":14,"title":["Generating Single- and Double-Pattern Tests for Multiple CMOS Fault Models in One ATPG Run"],"prefix":"10.1109","volume":"39","author":[{"given":"Yi-Cheng","family":"Kung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhakar M.","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653611"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.39"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.73"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.36"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783735"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.6"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870836"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624678"},{"journal-title":"Modus ATPG User Guide Version 17 20","year":"2017","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700648"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700642"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2217360"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808573"},{"key":"ref7","first-page":"1","article-title":"Efficient SMT-based ATPG for interconnect open defects","author":"erb","year":"2014","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.238615"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.16"},{"journal-title":"Tessent User Guide Version 2016 3","year":"2016","key":"ref20"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9098110\/08732359.pdf?arnumber=8732359","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:17Z","timestamp":1651068377000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8732359\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":20,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2921345","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}