{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:07Z","timestamp":1740132007191,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006001","name":"University Research Council Grant from Ateneo de Manila University","doi-asserted-by":"publisher","award":["EC 01 2019"],"award-info":[{"award-number":["EC 01 2019"]}],"id":[{"id":"10.13039\/501100006001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/tcad.2019.2925365","type":"journal-article","created":{"date-parts":[[2019,6,27]],"date-time":"2019-06-27T20:07:46Z","timestamp":1561666066000},"page":"1688-1698","source":"Crossref","is-referenced-by-count":6,"title":["Highly Reliable Memory Architecture Using Adaptive Combination of Proactive Aging-Aware In-Field Self-Repair and ECC"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3951-6480","authenticated-orcid":false,"given":"Gian","family":"Mayuga","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuo","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9837-5147","authenticated-orcid":false,"given":"Michiko","family":"Inoue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299258"},{"key":"ref11","first-page":"213","article-title":"Transparent BIST for ECC-based memory repair","author":"papavramidou","year":"2013","journal-title":"Proc IEEE IOLTS"},{"key":"ref12","first-page":"81","article-title":"An integrated ECC and redundancy repair scheme for memory reliability enhancement","author":"su","year":"2005","journal-title":"Proc IEEE DFT"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138734"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2015EDP7408"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.98"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604046"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.543708"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.30"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2671790"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219087"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.92"},{"key":"ref6","first-page":"393","article-title":"A built-in self-repair scheme for semiconductor memories with 2-D redundancy","author":"li","year":"2003","journal-title":"Proc ITC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-018-5741-x"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-014-5444-x"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401576"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/24.994929"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2010.5487565"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7958-2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484047"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2355873"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2007","author":"jacob","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/24.52622"},{"journal-title":"CACTI 5 3","year":"2016","key":"ref24"},{"key":"ref23","first-page":"1","article-title":"Choosing an error protection scheme for microprocessor’s L1 data cache","author":"sadler","year":"2006","journal-title":"Proc Int Conf Comput Design (ICCD)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519284"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1998.705945"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9142465\/08747431.pdf?arnumber=8747431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:07:08Z","timestamp":1651068428000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8747431\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":29,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2925365","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,8]]}}}