{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T10:57:08Z","timestamp":1742641028193,"version":"3.37.3"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61821003","61832007","61772222","U1705261"],"award-info":[{"award-number":["61821003","61832007","61772222","U1705261"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012164","name":"National High Technology Research and Development Program","doi-asserted-by":"publisher","award":["2015AA015301"],"award-info":[{"award-number":["2015AA015301"]}],"id":[{"id":"10.13039\/501100012164","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shenzhen Research Funding of Science and Technology","award":["JCYJ20170307172447622"],"award-info":[{"award-number":["JCYJ20170307172447622"]}]},{"name":"Key Laboratory of Information Storage System, Ministry of Education, China"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1109\/tcad.2019.2927520","type":"journal-article","created":{"date-parts":[[2019,7,9]],"date-time":"2019-07-09T20:18:53Z","timestamp":1562703533000},"page":"1806-1819","source":"Crossref","is-referenced-by-count":7,"title":["A Low Power Reconfigurable Memory Architecture for Complementary Resistive Switches"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5828-8399","authenticated-orcid":false,"given":"Bing","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8834-4953","authenticated-orcid":false,"given":"Wei","family":"Tong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2680-7422","authenticated-orcid":false,"given":"Jingning","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7551-5610","authenticated-orcid":false,"given":"Chengning","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2448592"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2327514"},{"key":"ref33","article-title":"Evaluating row buffer locality in future non-volatile main memories","author":"meza","year":"2018","journal-title":"arXiv preprint arXiv 1812 02588"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0733"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/2.16187"},{"key":"ref30","first-page":"1420","article-title":"Simulation of TaOx-based complementary resistive switches by a physics-based memristive model","author":"siemon","year":"2014","journal-title":"Proc IEEE ISCAS"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131647"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2188302"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3195799"},{"key":"ref12","first-page":"1299","article-title":"HReRAM: A hybrid reconfigurable resistive random-access memory","author":"lastras-monta\u00f1o","year":"2015","journal-title":"Proc DATE"},{"key":"ref13","first-page":"102","article-title":"A low-power hybrid reconfigurable architecture for resistive random-access memories","author":"lastras-monta\u00f1o","year":"2016","journal-title":"Proc IEEE HPCA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240776"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333712"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201303520"},{"article-title":"Method for forming interlayer connectors to a stack of conductive layers","year":"2014","author":"chen","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2814544"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2402217"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-017-1062-z"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.10.001"},{"key":"ref27","first-page":"1","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"2011","journal-title":"Proc IEEE DATE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203787"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/39\/395203"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2748"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.4719198"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.7b18363"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062191"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2226728"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref20","first-page":"58","article-title":"Constructing fast and energy efficient 1tnR based ReRam crossbar memory","author":"zhao","year":"2017","journal-title":"Proc IEEE ISQED"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001330"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/srep18863"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2016.0432"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.50"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.05.007"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.02.002"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9171928\/08758135.pdf?arnumber=8758135","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:50Z","timestamp":1651068410000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758135\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":41,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2927520","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,9]]}}}