{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T09:07:48Z","timestamp":1780391268750,"version":"3.54.1"},"reference-count":69,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2018YFB0203901"],"award-info":[{"award-number":["2018YFB0203901"]}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61732002"],"award-info":[{"award-number":["61732002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CNS-1652925"],"award-info":[{"award-number":["CNS-1652925"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tcad.2019.2927528","type":"journal-article","created":{"date-parts":[[2019,7,9]],"date-time":"2019-07-09T20:18:53Z","timestamp":1562703533000},"page":"1973-1986","source":"Crossref","is-referenced-by-count":9,"title":["Temperature-Aware DRAM Cache Management\u2014Relaxing Thermal Constraints in 3-D Systems"],"prefix":"10.1109","volume":"39","author":[{"given":"Minxuan","family":"Zhou","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andreas","family":"Prodromou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2741-6033","authenticated-orcid":false,"given":"Rui","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1101-7927","authenticated-orcid":false,"given":"Hailong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5382-1473","authenticated-orcid":false,"given":"Depei","family":"Qian","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dean","family":"Tullsen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2051567"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061310"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1115\/1.4027175"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457228"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1400112.1400114"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124547"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2007.08.003"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2272338"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2013.2281605"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753299"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/367742.367747"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989093"},{"key":"ref61","article-title":"Thermal feasibility of die-stacked processing in memory","author":"eckert","year":"2014","journal-title":"Proc 2nd Workshop Near Data Process (WoNDP)"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783320"},{"key":"ref28","year":"2018","journal-title":"Intel Intel Core i7–3612QM Processor"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989085"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903261"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523594"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0046"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555372"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062197"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1587\/elex.15.20171253"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref2","year":"2018","journal-title":"High-bandwidth Memory (HBM) DRAM"},{"key":"ref1","year":"2018","journal-title":"Hybrid Memory Cube Specification 2 1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485928"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485927"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749756"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2413411"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782831"},{"key":"ref25","first-page":"473","article-title":"Dynamic thermal management for multi-core microprocessors considering transient thermal effects","author":"liu","year":"2013","journal-title":"Proc IEEE 18th Asia South Pac Design Autom Conf (ASP-DAC)"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417540"},{"key":"ref58","year":"2019","journal-title":"Intel Pentium M Processor 1 60 GHz 1M Cache 400 MHz FSB"},{"key":"ref57","year":"2019","journal-title":"Spec cpu®2006"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"ref55","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/2370816.2370820","article-title":"Power-Aware Multi-Core Simulation for Early Design Stage Hardware\/Software Co-Optimization","author":"wim heirman","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref54","year":"2018","journal-title":"DDR3 SDRAM System-Power Calculator"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"ref10","year":"2018","journal-title":"AMD Firepro S9300 X2 Server GPU"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630037"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750383"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124555"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.39"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126916"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126971"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306565"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126931"},{"key":"ref8","year":"2016","journal-title":"An Intro to MCDRAM (High Bandwidth Memory) on Knights Landing (KNL)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2463282"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref9","year":"2019","journal-title":"Nvidia Tesla v100—Nvidia"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2699040"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657046"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485957"},{"key":"ref42","first-page":"39","article-title":"Thermal-aware optimizations of ReRAM-based neuromorphic computing systems","author":"beigi","year":"2018","journal-title":"Proc 55th Annu Design Autom Conf"},{"key":"ref41","first-page":"670","article-title":"THOR: Thermal-aware optimizations for extending ReRAM lifetime","author":"beigi","year":"2018","journal-title":"Proc IEEE Int Parallel Distrib Process Symp (IPDPS)"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973067"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958219"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9204502\/8758125-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9204502\/08758125.pdf?arnumber=8758125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:05:08Z","timestamp":1651068308000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758125\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":69,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2927528","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}