{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T16:24:21Z","timestamp":1779294261627,"version":"3.51.4"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council under the European Union\u2019s Horizon 2020 Research and Innovation Programme","doi-asserted-by":"publisher","award":["757259"],"award-info":[{"award-number":["757259"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003977","name":"Israel Science Foundation","doi-asserted-by":"publisher","award":["1514\/17"],"award-info":[{"award-number":["1514\/17"]}],"id":[{"id":"10.13039\/501100003977","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tcad.2019.2931188","type":"journal-article","created":{"date-parts":[[2019,7,30]],"date-time":"2019-07-30T16:08:36Z","timestamp":1564502916000},"page":"2434-2447","source":"Crossref","is-referenced-by-count":90,"title":["SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8995-7655","authenticated-orcid":false,"given":"Rotem","family":"Ben-Hur","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0341-284X","authenticated-orcid":false,"given":"Ronny","family":"Ronen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8515-2828","authenticated-orcid":false,"given":"Ameer","family":"Haj-Ali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6561-8934","authenticated-orcid":false,"given":"Debjyoti","family":"Bhattacharjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1033-6168","authenticated-orcid":false,"given":"Adi","family":"Eliahu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Natan","family":"Peled","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7277-7271","authenticated-orcid":false,"given":"Shahar","family":"Kvatinsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"The EPFL combinational benchmark suite","author":"amar\u00f9","year":"2015","journal-title":"Proc Int Workshop Logic Synthesis (IWLS)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1130\/0016-7606(1952)63[1117:HAAOET]2.0.CO;2"},{"key":"ref31","author":"cormen","year":"2001","journal-title":"Introduction to Algorithms"},{"key":"ref30","first-page":"56","article-title":"Using Strahler numbers for real time visual exploration of huge graphs","author":"auber","year":"2002","journal-title":"Proceedings of the Computer Vision and Graphics (ICCVG)"},{"key":"ref36","first-page":"695","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref35","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"key":"ref10","first-page":"427","article-title":"The programmable logic-in-memory (PLiM) computer","author":"gaillardon","year":"2016","journal-title":"Proc Design and Test in Europe (DATE) Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.06.006"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref18","first-page":"171","article-title":"Memory processing unit for in-memory processing","author":"ben-hur","year":"2016","journal-title":"Proc IEEE\/ACM Int Symp Nanoscale Archit (NANOARCH)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICSEE.2016.7806045"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1137\/0204020"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1159750"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref29","author":"mishchenko","year":"2012","journal-title":"ABC A System for Sequential Synthesis and Verification Release 90215"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref8","first-page":"1","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"2011","journal-title":"Proc Design Autom Test Europe"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2013.2256257"},{"key":"ref2","author":"patterson","year":"2014","journal-title":"Computer Organization and Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573586"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351561"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2846699"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062337"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.10.001"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203782"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342275"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714939"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9204502\/08781866.pdf?arnumber=8781866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:36:31Z","timestamp":1641987391000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8781866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":36,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2931188","relation":{"has-preprint":[{"id-type":"doi","id":"10.36227\/techrxiv.12894899","asserted-by":"object"},{"id-type":"doi","id":"10.36227\/techrxiv.12894899.v1","asserted-by":"object"}]},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}