{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T23:10:19Z","timestamp":1771888219941,"version":"3.50.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"German Research Foundation (DFG) as part of the priority program \u201cDependable Embedded Systems\u201d"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tcad.2019.2937738","type":"journal-article","created":{"date-parts":[[2019,8,27]],"date-time":"2019-08-27T20:32:57Z","timestamp":1566937977000},"page":"2558-2571","source":"Crossref","is-referenced-by-count":47,"title":["X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture"],"prefix":"10.1109","volume":"39","author":[{"given":"Omid","family":"Akbari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7098-6440","authenticated-orcid":false,"given":"Mehdi","family":"Kamal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8614-2007","authenticated-orcid":false,"given":"Ali","family":"Afzali-Kusha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2677-7307","authenticated-orcid":false,"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2607-8135","authenticated-orcid":false,"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2017","journal-title":"NANGATE"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253623"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744863"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488756"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098571"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818353"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502235"},{"key":"ref36","author":"de micheli","year":"1994","journal-title":"Synthesis and Optimization of Digital Circuits"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2317180"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673287"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523597"},{"key":"ref40","year":"2018","journal-title":"LINDO SYSTEMS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927485"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2397031"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2688072"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2906199"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2633307"},{"key":"ref16","first-page":"69","article-title":"An enhanced low-power high-speed adder for error tolerant application","author":"zhu","year":"2009","journal-title":"Proc Int Symp Integr Circuits (ISIC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref19","first-page":"1449","article-title":"A new approximate adder with low relative error and correct sign calculation","author":"hu","year":"2015","journal-title":"Proc IEEE DATE"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540710"},{"key":"ref4","first-page":"309","article-title":"Reliability-aware optimization of approximate computational kernels with rely","author":"misailovic","year":"2014","journal-title":"Proc OOPSLA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927209"},{"key":"ref3","first-page":"272","article-title":"Coarse-grained reconfigurable computing for power aware applications","author":"heysters","year":"2006","journal-title":"Proc ERSA"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1109\/TVLSI.2015.2474129","article-title":"Improving nested loop pipelining on coarse-grained reconfigurable architectures","volume":"24","author":"yin","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/683615"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2367541"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2251940"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2474129"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2748026"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2512900"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2015.2463735"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2003.819861"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref45","year":"2018","journal-title":"SIPI image database"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062306"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897981"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643003"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393130"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342045"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/518659"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1201\/CRCIMAGEPROC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2587696"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.2873951"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9204502\/08815818.pdf?arnumber=8815818","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:05:08Z","timestamp":1651068308000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8815818\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":48,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2937738","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}