{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T23:14:33Z","timestamp":1775862873117,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012245","name":"Science and Technology Planning Project of Guangdong Province of China","doi-asserted-by":"publisher","award":["2017B010124003"],"award-info":[{"award-number":["2017B010124003"]}],"id":[{"id":"10.13039\/501100012245","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012245","name":"Science and Technology Planning Project of Guangdong Province of China","doi-asserted-by":"publisher","award":["2017B090909001"],"award-info":[{"award-number":["2017B090909001"]}],"id":[{"id":"10.13039\/501100012245","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012245","name":"Science and Technology Planning Project of Guangdong Province of China","doi-asserted-by":"publisher","award":["2017B090909004"],"award-info":[{"award-number":["2017B090909004"]}],"id":[{"id":"10.13039\/501100012245","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tcad.2019.2939330","type":"journal-article","created":{"date-parts":[[2019,9,4]],"date-time":"2019-09-04T20:13:11Z","timestamp":1567627991000},"page":"2055-2066","source":"Crossref","is-referenced-by-count":34,"title":["The Software\/Hardware Co-Design and Implementation of SM2\/3\/4 Encryption\/Decryption and Digital Signature System"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4931-9664","authenticated-orcid":false,"given":"Xin","family":"Zheng","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7210-2661","authenticated-orcid":false,"given":"Chongyao","family":"Xu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1237-4945","authenticated-orcid":false,"given":"Xianghong","family":"Hu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8085-3454","authenticated-orcid":false,"given":"Yun","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2421-7621","authenticated-orcid":false,"given":"Xiaoming","family":"Xiong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.158"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCI.2015.7275757"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341457"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70793"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-011-0207-9"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E99.A.1481"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34447-3_23"},{"key":"ref35","first-page":"8","article-title":"Design of encryption system using NIOS II processor","volume":"68","author":"deshpande","year":"2013","journal-title":"Int J Comput Appl"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-009-5819-7_3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs.2013.0380"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CIS.2017.00059"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el.2018.1153"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"3257","DOI":"10.1109\/TVLSI.2016.2557965","article-title":"Low-latency ECDSA signature verification—A road toward safer traffic","volume":"24","author":"kne\u017eevi?","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5159-1_5"},{"key":"ref15","first-page":"1","article-title":"An evaluation of hardware-software design for sound source localization based on SoC","author":"sledevi?","year":"2017","journal-title":"Proc IEEE Open Conf Elect Electron Inf Sci (eStream)"},{"key":"ref16","first-page":"1","article-title":"Design of rapid prototyping platform for hardware\/software co-design of embedded system","volume":"7","author":"wu","year":"2003","journal-title":"J Comput -Aided Design Comput Graph"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-1023-1_4"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2844250"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857338"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_11"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2701415"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/I2CT.2017.8226237"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912228"},{"key":"ref6","year":"2018"},{"key":"ref29","author":"scott","year":"2003","journal-title":"Multiprecision Integer and Rational Arithmetic C\/C++ Library (MIRACL)"},{"key":"ref5","year":"2018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/825984"},{"key":"ref7","year":"2010"},{"key":"ref2","first-page":"1","year":"2001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-27152-1_7"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2018.03.001"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2645204"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASET.2017.7983665"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944659"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1155\/2018\/7631342"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577368"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICMIC.2015.7409368"},{"key":"ref25","first-page":"3","article-title":"Efficient hardware-software codesigns of AES encryptor and RS-BCH encoder","author":"basiri","year":"2018","journal-title":"Proc Int Symp VLSI Design Autom Test"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9204502\/08823969.pdf?arnumber=8823969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:05:08Z","timestamp":1651068308000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8823969\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":39,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2939330","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}