{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:28:08Z","timestamp":1779380888482,"version":"3.53.1"},"reference-count":140,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["N00014-18-1-2058"],"award-info":[{"award-number":["N00014-18-1-2058"]}],"id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000181","name":"Air Force Office of Scientific Research","doi-asserted-by":"publisher","award":["MURI FA9550-14-1-0351"],"award-info":[{"award-number":["MURI FA9550-14-1-0351"]}],"id":[{"id":"10.13039\/100000181","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1822848"],"award-info":[{"award-number":["CNS-1822848"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR001116S0001-FP39"],"award-info":[{"award-number":["HR001116S0001-FP39"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NYUAD Center for Cyber Security"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tcad.2019.2944586","type":"journal-article","created":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T03:28:09Z","timestamp":1569900489000},"page":"1952-1972","source":"Crossref","is-referenced-by-count":105,"title":["Keynote: A Disquisition on Logic Locking"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2948-6326","authenticated-orcid":false,"given":"Abhishek","family":"Chakraborty","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5225-7903","authenticated-orcid":false,"given":"Nithyashankari Gummidipoondi","family":"Jayasankaran","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8213-582X","authenticated-orcid":false,"given":"Yuntao","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3687-3746","authenticated-orcid":false,"given":"Jeyavijayan","family":"Rajendran","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ankur","family":"Srivastava","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6127-3908","authenticated-orcid":false,"given":"Yang","family":"Xie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Muhammad","family":"Yasin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"Zuzak","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967065"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0687"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315143"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176634"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref28","year":"2017","journal-title":"TrustChain Security Platform"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801240"},{"key":"ref29","year":"2018","journal-title":"Obfuscated Manufacturing of GPS"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2163307"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref21","year":"2017","journal-title":"Syphermedia Library Circuit Camouflage Technology"},{"key":"ref24","article-title":"Building block for a secure CMOS logic cell library","author":"cocchi","year":"2012"},{"key":"ref23","article-title":"Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing","author":"baukus","year":"2012"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715163"},{"key":"ref26","first-page":"495","article-title":"Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation","author":"imeson","year":"2013","journal-title":"Proc Usenix Security Symp"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1145\/3190853"},{"key":"ref25","article-title":"Split manufacturing method for advanced semiconductor circuits","author":"jarvis","year":"2007"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref51","doi-asserted-by":"crossref","first-page":"97","DOI":"10.46586\/tches.v2019.i1.97-122","article-title":"SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks","volume":"2019","author":"azar","year":"2018","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.121"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715053"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"ref56","doi-asserted-by":"crossref","first-page":"293","DOI":"10.46586\/tches.v2018.i3.293-330","article-title":"On the difficulty of FSM-based hardware obfuscation","author":"fyrbiak","year":"2018","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00119"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428086"},{"key":"ref53","article-title":"Logic locking for secure outsourced chip fabrication: A new attack and provably secure defense mechanism","author":"el massad","year":"2017","journal-title":"arXiv preprint arXiv 1703 10593"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2694968"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060492"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240858"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342269"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2323976"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2738600"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.15"},{"key":"ref41","first-page":"342","article-title":"Security analysis of anti-SAT","author":"yasin","year":"2016","journal-title":"Proc IEEE Asia South Pac Des Autom Conf"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050606"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref127","first-page":"179","article-title":"A unifying logic encryption security metric","author":"\u0161i\u0161ejkovi?","year":"2018","journal-title":"Proc ACM Int Conf Embedded Comput Syst Architect Model Simulat"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287693"},{"key":"ref125","article-title":"Encrypt flip-flop: A novel logic encryption technique for sequential circuits","author":"karmakar","year":"2018","journal-title":"arXiv preprint arXiv 1801 04144"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2017.8353986"},{"key":"ref73","author":"rahman","year":"2019","journal-title":"The Key Is Left Under the Mat On the Inappropriate Security Assumption of Logic Locking Schemes"},{"key":"ref72","year":"2018","journal-title":"Critical Program Information (CPI) Identification and Protection Within Research Development Test and Evaluation (RDT&E)"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44647-8_1"},{"key":"ref71","author":"integrated","year":"0","journal-title":"DeepCover Security Manager for Low-Voltage Operation with 1KB Secure Memory and Programmable Tamper Hierarchy"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1145\/1314257.1314263"},{"key":"ref70","year":"2019","journal-title":"Anti-tamper Capabilities in Fpga Designs"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341984"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1145\/1060590.1060669"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287691"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2850319"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.03.002"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2774800"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287670"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0044-3"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194596"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332154"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2014.0028"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49019-9"},{"key":"ref137","author":"bhunia","year":"2018","journal-title":"Hardware Security A Hands-on Learning Approach"},{"key":"ref60","first-page":"363","article-title":"The state-of-the-art in IC reverse engineering","author":"torrance","year":"2009","journal-title":"Proc Int Conf Cryptograph Hardw Embedded Syst"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-50380-6"},{"key":"ref62","year":"2019","journal-title":"Silicon Investigations Reference Material for IC Reverse Engineering and Patent Protection"},{"key":"ref61","year":"2010","journal-title":"Chipworks Launches World’s First Reverse Engineering eStore"},{"key":"ref63","year":"2012","journal-title":"Degate Documentation"},{"key":"ref64","author":"zoo","year":"2018","journal-title":"The laymans guide to ic reverse engineering"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49025-0"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/2755563"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516717"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2584041"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref69","year":"2019","journal-title":"DeepCover Cryptographic Controller for Embedded Devices"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0033-6"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23218"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645555"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2652220"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351412"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.29"},{"key":"ref106","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc Annu Int Cryptol Conf Adv Cryptol"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-015-5544-2"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243467"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046226"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2019.2904838"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.26"},{"key":"ref103","author":"zhou","year":"2019","journal-title":"Vulnerability and Remedy of Stripped Function Logic Locking"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240857"},{"key":"ref111","author":"v\u00e4tt\u00e4","year":"2018","journal-title":"Intel to Offer CPU Upgrades via Software for Selected Models"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"ref110","author":"kingsley","year":"2013","journal-title":"Facepalm of the Day Intel charges customers $50 to unlock CPU features"},{"key":"ref98","article-title":"Secure and effective logic locking for machine learning applications","author":"liu","year":"2019"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368625"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714955"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3318031"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref11","year":"2016","journal-title":"Top 10 Fabless IC Design Companies—Qualcomm in the Lead"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715043"},{"key":"ref16","year":"2008","journal-title":"Innovation is at Risk Losses of up to $4 Billion Annually due to IP Infringement"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/2459976.2459985"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242064"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277240"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897699"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816208"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059112"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/TCBB.2015.2509991"},{"key":"ref19","first-page":"291","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"2007","journal-title":"Proc Usenix Security Symp"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.90"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624671"},{"key":"ref113","first-page":"611","article-title":"A yield improvement methodology using pre-and post-silicon statistical clock scheduling","author":"tsai","year":"2004","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906739"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194580"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196058"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2016.7833754"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.3390\/electronics6010016"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196126"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714856"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898099"},{"key":"ref86","first-page":"405","article-title":"LUT-lock: A novel LUT-based logic obfuscation for FPGA-bitstream and ASIC-hardware protection","author":"kamali","year":"2018","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2802870"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9204502\/8852678-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9204502\/08852678.pdf?arnumber=8852678","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:05:08Z","timestamp":1651068308000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8852678\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":140,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2944586","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}