{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:09Z","timestamp":1740132009765,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"U.S. NSF","doi-asserted-by":"publisher","award":["CCF 1910413","CCF 1718080","CCF 1617071"],"award-info":[{"award-number":["CCF 1910413","CCF 1718080","CCF 1617071"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61802427","61602498","61832018"],"award-info":[{"award-number":["61802427","61602498","61832018"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tcad.2019.2946808","type":"journal-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T20:00:14Z","timestamp":1570824014000},"page":"2396-2409","source":"Crossref","is-referenced-by-count":3,"title":["FRF: Toward Warp-Scheduler Friendly STT-RAM\/SRAM Fine-Grained Hybrid GPGPU Register File Design"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1454-8486","authenticated-orcid":false,"given":"Quan","family":"Deng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8425-8743","authenticated-orcid":false,"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1041-2995","authenticated-orcid":false,"given":"Zhenyu","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuzheng","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minxuan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897989"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967060"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2780522"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"journal-title":"White Paper NVIDIA Tesla P100","year":"2018","key":"ref35"},{"article-title":"Static random access memory","year":"2005","author":"wei","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522331"},{"key":"ref11","first-page":"55","article-title":"Bank stealing for conflict mitigation in GPGPU register file","author":"jing","year":"2015","journal-title":"Proc ISLPED"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00038"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00073"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446079"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744785"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838432"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2546249"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865544"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2375187"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2295026"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2766220"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446078"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203850"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2234079"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.47"},{"key":"ref20","first-page":"1","article-title":"A 3.3 ns-access-time $71.2~\\mu\\text{W}$\n\/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"Proc ISSCC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870428"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2602880"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2580532"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref26","first-page":"1","article-title":"An efficient STT-RAM last level cache architecture for GPUs","author":"samavatian","year":"2014","journal-title":"Proc DAC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173211"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9204502\/08865450.pdf?arnumber=8865450","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:05:32Z","timestamp":1651068332000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8865450\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":35,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2946808","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}