{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T23:48:26Z","timestamp":1768348106643,"version":"3.49.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Project of China","award":["2018YFB1003304"],"award-info":[{"award-number":["2018YFB1003304"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61572045"],"award-info":[{"award-number":["61572045"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tcad.2019.2948914","type":"journal-article","created":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T19:58:46Z","timestamp":1571774326000},"page":"2279-2292","source":"Crossref","is-referenced-by-count":7,"title":["Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4321-7694","authenticated-orcid":false,"given":"Jingchen","family":"Zhu","sequence":"first","affiliation":[]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Xian","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0940-4709","authenticated-orcid":false,"given":"Chao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Weiqi","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9076-7998","authenticated-orcid":false,"given":"Yun","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1486-8412","authenticated-orcid":false,"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7718-0220","authenticated-orcid":false,"given":"Jia","family":"Di","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","author":"bhatnagar","year":"2007","journal-title":"Advanced ASIC Chip Synthesis Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835932"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref34","article-title":"CACTI 3.0: An integrated cache timing, power, and area model","author":"shivakumar","year":"2001"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516692"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750413"},{"key":"ref12","article-title":"Fast secure processor for inhibiting software piracy and tampering","author":"yang","year":"2003","journal-title":"Proc 36th Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.11"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253207"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.26"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-25385-0_11"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611973099.13"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516660"},{"key":"ref19","article-title":"RAW path ORAM: A low-latency, low-area hardware ORAM controller with integrity verification","author":"fletcher","year":"2014"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2382536.2382540"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/28395.28416"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183547"},{"key":"ref3","first-page":"431","article-title":"Raccoon: Closing digital side-channels through obfuscated execution","author":"rane","year":"2015","journal-title":"Proc 24th USENIX Secur Symp (USENIX Security)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611973099.14"},{"key":"ref29","first-page":"997","article-title":"Ring ORAM: Closing the gap between small and large client storage oblivious RAM","volume":"2014","author":"ren","year":"2014","journal-title":"IACR Cryptology ePrint"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/233551.233553"},{"key":"ref8","article-title":"Towards practical oblivious RAM","volume":"abs 1106 3652","author":"stefanov","year":"2011","journal-title":"CoRR"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485971"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694385"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694353"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1037187.1024403"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.9"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00044"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080232"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/356989.357005"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1069972"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.16"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782838"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9204502\/08879561.pdf?arnumber=8879561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:05:08Z","timestamp":1651068308000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8879561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":35,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2948914","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}