{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:11:06Z","timestamp":1767262266546,"version":"3.37.3"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61874102","61732020","61931008"],"award-info":[{"award-number":["61874102","61732020","61931008"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100009592","name":"Beijing Municipal Science and Technology Program","doi-asserted-by":"publisher","award":["Z181100008918013"],"award-info":[{"award-number":["Z181100008918013"]}],"id":[{"id":"10.13039\/501100009592","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","award":["WK2100000005"],"award-info":[{"award-number":["WK2100000005"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tcad.2019.2952134","type":"journal-article","created":{"date-parts":[[2019,11,7]],"date-time":"2019-11-07T20:56:02Z","timestamp":1573160162000},"page":"1191-1204","source":"Crossref","is-referenced-by-count":11,"title":["Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0341-3428","authenticated-orcid":false,"given":"Song","family":"Chen","sequence":"first","affiliation":[]},{"given":"Mengke","family":"Ge","sequence":"additional","affiliation":[]},{"given":"Zhigang","family":"Li","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4256-5643","authenticated-orcid":false,"given":"Jinglei","family":"Huang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0375-9800","authenticated-orcid":false,"given":"Qi","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Feng","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/0305-0548(92)90067-F"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.10.011"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2413848"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.170"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.09.004"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2402197"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2681080"},{"key":"ref35","volume":"24","author":"schrijver","year":"2002","journal-title":"Combinatorial Optimization Polyhedra and Efficiency"},{"journal-title":"Network Flows Theory Algorithms and Applications","year":"1993","author":"ahuja","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"journal-title":"Gurobi Optimizer Reference Manual","year":"2015","key":"ref40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2011.5753241"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.03.010"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722228"},{"key":"ref15","first-page":"1793","article-title":"A VLSI architecture for enhancing the fault tolerance of NoC using quad-spare mesh topology and dynamic reconfiguration","author":"ren","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865545"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4542002"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2425887"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2331556"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2195688"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2890499"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2011.0080"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297296"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","first-page":"355","article-title":"Designing application-specific networks on chips with floorplan information","author":"murali","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375263"},{"key":"ref20","first-page":"277","article-title":"Application-specific network-on-chip architecture synthesis based on set partitions and Steiner trees","author":"yan","year":"2008","journal-title":"Proc Asia South Pacific Design Autom Conf"},{"key":"ref22","first-page":"535","article-title":"Floorplanning and topology generation for application-specific network-on-chip","author":"yu","year":"2010","journal-title":"Proc Asia South Pacific Design Autom Conf (ASP-DAC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090625"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2012.6344421"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3054745"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105399"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E95.C.534"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E96.A.1174"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9098110\/08894114.pdf?arnumber=8894114","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:17Z","timestamp":1651068377000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8894114\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":41,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2952134","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}