{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:11Z","timestamp":1740132011105,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science KAKENHI","doi-asserted-by":"publisher","award":["JP17J10008"],"award-info":[{"award-number":["JP17J10008"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002241","name":"Japan Science and Technology Agency CREST, Japan","doi-asserted-by":"publisher","award":["JPMJCR1432"],"award-info":[{"award-number":["JPMJCR1432"]}],"id":[{"id":"10.13039\/501100002241","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tcad.2019.2960331","type":"journal-article","created":{"date-parts":[[2019,12,17]],"date-time":"2019-12-17T21:07:18Z","timestamp":1576616838000},"page":"2572-2587","source":"Crossref","is-referenced-by-count":5,"title":["Sneak Path Free Reconfiguration With Minimized Programming Steps for Via-Switch Crossbar-Based FPGA"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5011-627X","authenticated-orcid":false,"given":"Ryutaro","family":"Doi","sequence":"first","affiliation":[{"name":"Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University, Suita, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6639-7694","authenticated-orcid":false,"given":"Jaehoon","family":"Yu","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University, Suita, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0377-2108","authenticated-orcid":false,"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University, Suita, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409614"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838431"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2922352"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240849"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2812914"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.10.001"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2277715"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419061"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2188302"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2274529"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2226747"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131538"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783344"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2394450"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2299558"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/42\/425204"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2327514"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2231683"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2788460"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2415276"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9204502\/08935433.pdf?arnumber=8935433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T18:42:01Z","timestamp":1714761721000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8935433\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2960331","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}