{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:03:45Z","timestamp":1780445025839,"version":"3.54.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Research and Development Work through the Visvesvaraya Scheme of Ministry of Electronics and Information Technology, Government of India, being implemented by Digital India Corporation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tcad.2019.2960340","type":"journal-article","created":{"date-parts":[[2019,12,17]],"date-time":"2019-12-17T21:07:18Z","timestamp":1576616838000},"page":"2602-2614","source":"Crossref","is-referenced-by-count":9,"title":["Hybrid Evolutionary Design Space Exploration Algorithm With Defence Against Third Party IP Vulnerabilities"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9203-6446","authenticated-orcid":false,"given":"Shathanaa","family":"Rajmohan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1828-0496","authenticated-orcid":false,"given":"N.","family":"Ramasubramanian","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nagi","family":"Naganathan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.41"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056810"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/92.645070"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2001.934374"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1995.488968"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.860764"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1177\/003754970107600201"},{"key":"ref36","article-title":"Optimal cost design of water distribution networks using harmony search","author":"geem","year":"2000"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.advengsoft.2013.09.001"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.swevo.2012.06.003"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516654"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2320556"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488808"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660289"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744822"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2196252"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855562"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954999"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2424929"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093547"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/WIFS.2010.5711438"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774804"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_12"},{"key":"ref27","first-page":"918","article-title":"Adaptive Threshold Non-Pareto Elimination: Re-Thinking Machine Learning for System Level Design Space Exploration on FPGAs","author":"pingfan meng","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref3","first-page":"15","article-title":"Hardware trojan horses in clryptographic IP cores","author":"bhasin","year":"2013","journal-title":"Proc FDTC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2005583"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICEC.1998.699505"},{"key":"ref5","author":"johnson","year":"1989","journal-title":"Design and Analysis of Fault Tolerant Digital Systems"},{"key":"ref8","article-title":"A complementary approach for targeting trojans in third-party IP cores","author":"zhang","year":"2010"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224971"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513114"},{"key":"ref1","year":"2005","journal-title":"U S D Defense Science Board Defense Science Board Task Force on High Performance Microchip Supply"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2530092"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1527125.1527138"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2013.6486781"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2597232"},{"key":"ref42","first-page":"113","article-title":"A 190 mV supply 10 MHz 90 nm CMOS pipelined sub-threshold adder using variation-resilient circuit technique","author":"reynders","year":"2011","journal-title":"Proc A-SSCC"},{"key":"ref24","first-page":"1","article-title":"A case study in hardware trojan design and implementation","volume":"10","author":"baumgarten","year":"2010","journal-title":"Int J Inf Security"},{"key":"ref41","year":"2014","journal-title":"ExpressDFG benchmark suite"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2017.2703946"},{"key":"ref44","first-page":"414","article-title":"A fast 64-bit hybrid adder design in 90 nm CMOS process","author":"chang","year":"2012","journal-title":"Proc IEEE Midwest Symp Circuits Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2542182.2542202"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.36"},{"key":"ref25","first-page":"1","article-title":"Efficient and reliable high-level synthesis design space explorer for FPGAs","author":"liu","year":"2016","journal-title":"Proc 16th Int Conf Field Program Logic Appl (FPL)"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9204502\/08935179.pdf?arnumber=8935179","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:16Z","timestamp":1651068376000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8935179\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":45,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2019.2960340","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}