{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:08:48Z","timestamp":1755997728151,"version":"3.37.3"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001858","name":"Swedish Governmental Agency for Innovation Systems (VINNOVA) Project","doi-asserted-by":"publisher","award":["TESTRON 2015-04893"],"award-info":[{"award-number":["TESTRON 2015-04893"]}],"id":[{"id":"10.13039\/501100001858","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004359","name":"Swedish Research Council (VR) Project","doi-asserted-by":"publisher","award":["SyTeC 2016-06204"],"award-info":[{"award-number":["SyTeC 2016-06204"]}],"id":[{"id":"10.13039\/501100004359","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcad.2020.2966480","type":"journal-article","created":{"date-parts":[[2020,1,13]],"date-time":"2020-01-13T20:41:15Z","timestamp":1578948075000},"page":"5247-5260","source":"Crossref","is-referenced-by-count":4,"title":["Enhancing Temporal Logic Falsification With Specification Transformation and Valued Booleans"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1253-6705","authenticated-orcid":false,"given":"Johan","family":"Liden Eddeland","sequence":"first","affiliation":[]},{"given":"Koen","family":"Claessen","sequence":"additional","affiliation":[]},{"given":"Nicholas","family":"Smallbone","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0873-7712","authenticated-orcid":false,"given":"Zahra","family":"Ramezani","sequence":"additional","affiliation":[]},{"given":"Sajed","family":"Miremadi","sequence":"additional","affiliation":[]},{"given":"Knut","family":"Akesson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1016\/j.jcss.2011.08.009"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1016\/j.ic.2014.01.012"},{"key":"ref33","first-page":"25","article-title":"Benchmarks for temporal logic requirements for automotive systems","author":"hoxha","year":"2014","journal-title":"Proc of Applied Verification for Continuous and Hybrid Systems"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1145\/2728606.2728628"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1007\/978-3-540-75454-1_12"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1007\/978-3-642-15297-9_9"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.4271\/2016-01-0621"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1145\/3147451"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/IROS.2015.7353863"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1109\/MEMCOD.2015.7340472"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ACC.2014.6859453"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1145\/2465787.2465797"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1007\/BF01995674"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1007\/978-3-540-30206-3_12"},{"year":"2017","journal-title":"Simulink R2013b","key":"ref13"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1016\/j.ifacol.2018.06.333"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1007\/978-3-642-14295-6_17"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1016\/j.tcs.2009.06.021"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TCAD.2015.2421907"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"2233","DOI":"10.1109\/TCAD.2018.2858460","article-title":"An algebraic framework for runtime verification","volume":"37","author":"jak\u0161i?","year":"2018","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"year":"2018","author":"kekatos","article-title":"Formal verification of cyber-physical systems in the industrial model-based design process","key":"ref19"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/ICSTW.2018.00052"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1007\/978-3-319-75632-5_5"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1007\/978-3-319-46982-9_27"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/225058.225162"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1007\/978-3-319-63588-0"},{"key":"ref29","first-page":"92","article-title":"Robust satisfaction of temporal logic over real-valued signals","author":"donz\u00e9","year":"2010","journal-title":"Proc Int Conf Formal Methods Models Codesign"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MCS.2016.2602089"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1007\/978-3-642-19835-9_21"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ACC.2012.6315384"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/1592761.1592781"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/IECON.2010.5675195"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TCAD.2016.2633961"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/SIES.2017.7993389"},{"key":"ref22","volume":"2283","author":"nipkow","year":"2002","journal-title":"Isabelle\/HOL A Proof Assistant for Higher-Order Logic"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1007\/978-3-319-89963-3_12"},{"doi-asserted-by":"publisher","key":"ref42","DOI":"10.1007\/978-3-540-30494-4_3"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/COASE.2017.8256285"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1145\/2562059.2562140"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1007\/978-3-319-21668-3_21"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/COASE.2017.8256286"},{"doi-asserted-by":"publisher","key":"ref43","DOI":"10.1109\/EMSOFT.2015.7318257"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1145\/2883817.2883839"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9265421\/08957695.pdf?arnumber=8957695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:26Z","timestamp":1651068386000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8957695\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":43,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2966480","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}