{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T02:33:21Z","timestamp":1769049201414,"version":"3.49.0"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcad.2020.2966481","type":"journal-article","created":{"date-parts":[[2020,1,13]],"date-time":"2020-01-13T20:41:15Z","timestamp":1578948075000},"page":"4999-5010","source":"Crossref","is-referenced-by-count":13,"title":["An Efficient Adaptive Importance Sampling Method for SRAM and Analog Yield Analysis"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1152-0055","authenticated-orcid":false,"given":"Xiao","family":"Shi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5312-4483","authenticated-orcid":false,"given":"Hao","family":"Yan","sequence":"additional","affiliation":[]},{"given":"Jinxin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jiajia","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Longxing","family":"Shi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5266-3805","authenticated-orcid":false,"given":"Lei","family":"He","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742928"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872360"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2601606"},{"key":"ref13","first-page":"134","article-title":"A fast and robust failure analysis of memory circuits using adaptive importance sampling method","author":"shi","year":"2018","journal-title":"Proc 55th Annu Design Autom Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9473(99)00010-9"},{"key":"ref15","first-page":"145","article-title":"Tempered Markov chain Monte Carlo for training of restricted Boltzmann machines","author":"desjardins","year":"2010","journal-title":"Proc 14th Int Conf Artificial Intell"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1111\/1467-9884.00117"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.sigpro.2016.07.012"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.2307\/2291224"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2014.2330626"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778061"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593202"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317863"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2336851"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681593"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146930"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.54"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364490"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456940"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808305"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9265421\/08957672.pdf?arnumber=8957672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:26Z","timestamp":1651068386000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8957672\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":20,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2966481","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}