{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T06:37:33Z","timestamp":1773470253635,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004164","name":"AnaGlobe, IBM, MediaTek, TSMC, and MOST of Taiwan","doi-asserted-by":"publisher","award":["MOST 103-2221-E-002-259-MY3"],"award-info":[{"award-number":["MOST 103-2221-E-002-259-MY3"]}],"id":[{"id":"10.13039\/501100004164","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004164","name":"AnaGlobe, IBM, MediaTek, TSMC, and MOST of Taiwan","doi-asserted-by":"publisher","award":["MOST 104-2221-E-002-132-MY3"],"award-info":[{"award-number":["MOST 104-2221-E-002-132-MY3"]}],"id":[{"id":"10.13039\/501100004164","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004164","name":"AnaGlobe, IBM, MediaTek, TSMC, and MOST of Taiwan","doi-asserted-by":"publisher","award":["MOST 105-2221-E-002-190-MY3"],"award-info":[{"award-number":["MOST 105-2221-E-002-190-MY3"]}],"id":[{"id":"10.13039\/501100004164","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004164","name":"AnaGlobe, IBM, MediaTek, TSMC, and MOST of Taiwan","doi-asserted-by":"publisher","award":["MOST 106-2911-I-002-511"],"award-info":[{"award-number":["MOST 106-2911-I-002-511"]}],"id":[{"id":"10.13039\/501100004164","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004164","name":"AnaGlobe, IBM, MediaTek, TSMC, and MOST of Taiwan","doi-asserted-by":"publisher","award":["MOST 106-2221-E-002-203-MY3"],"award-info":[{"award-number":["MOST 106-2221-E-002-203-MY3"]}],"id":[{"id":"10.13039\/501100004164","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100006477","name":"National Taiwan University","doi-asserted-by":"publisher","award":["NTU-ERP-104R8951"],"award-info":[{"award-number":["NTU-ERP-104R8951"]}],"id":[{"id":"10.13039\/501100006477","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100006477","name":"National Taiwan University","doi-asserted-by":"publisher","award":["NTU-ERP-105R8951"],"award-info":[{"award-number":["NTU-ERP-105R8951"]}],"id":[{"id":"10.13039\/501100006477","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcad.2020.2968892","type":"journal-article","created":{"date-parts":[[2020,1,23]],"date-time":"2020-01-23T21:21:45Z","timestamp":1579814505000},"page":"5042-5055","source":"Crossref","is-referenced-by-count":20,"title":["Clock-Aware Placement for Large-Scale Heterogeneous FPGAs"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5843-0674","authenticated-orcid":false,"given":"Jianli","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhifeng","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun-Chih","family":"Kuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chau-Chin","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8838-2653","authenticated-orcid":false,"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Chun","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Han","family":"Chiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3021-8321","authenticated-orcid":false,"given":"Sy-Yen","family":"Kuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.12988\/ams.2015.53243"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372612"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870079"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846366"},{"key":"ref35","first-page":"48","article-title":"An efficient and effective detailed placement algorithm","author":"pan","year":"2005","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1084903"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001421"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744903"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339278"},{"key":"ref13","first-page":"66","author":"li","year":"2016","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980084"},{"key":"ref15","first-page":"68","author":"pattison","year":"2016","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3174849"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203880"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293897"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606687"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.2.145"},{"key":"ref4","first-page":"555","article-title":"QPF: Efficient quadratic placement for FPGAs","author":"xu","year":"2005","journal-title":"Proc IEEE Field Program Logic Appl"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3038241"},{"key":"ref3","author":"lacey","year":"2016","journal-title":"Deep learning on FPGAs Past present and future"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226584"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842812"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2360453"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref2","year":"2017","journal-title":"Xilinx Inc"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488746"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203821"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370567"},{"key":"ref22","article-title":"Timing-driven nonuniform depopulation-based clustering","volume":"2010","author":"liu","year":"2009","journal-title":"Int J Reconfig Comp"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605448"},{"key":"ref24","first-page":"25","article-title":"Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation","author":"marrakchi","year":"2005","journal-title":"Proc IEEE Int Conf Reconfig Comput FPGAs"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024908"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380635"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412103"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9265421\/08967157.pdf?arnumber=8967157","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:26Z","timestamp":1651068386000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8967157\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":35,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2968892","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}