{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T09:39:08Z","timestamp":1782466748676,"version":"3.54.5"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency (DARPA) OMG Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100012025","name":"New York University Abu Dhabi (NYUAD) Center for Cyber Security","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100012025","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcad.2020.2968898","type":"journal-article","created":{"date-parts":[[2020,1,23]],"date-time":"2020-01-23T21:21:45Z","timestamp":1579814505000},"page":"4439-4452","source":"Crossref","is-referenced-by-count":64,"title":["Truly Stripping Functionality for Logic Locking: A Fault-Based Perspective"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5491-6714","authenticated-orcid":false,"given":"Abhrajit","family":"Sengupta","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammed","family":"Nabeel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1504-2575","authenticated-orcid":false,"given":"Nimisha","family":"Limaye","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammed","family":"Ashraf","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0782-0397","authenticated-orcid":false,"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2694968"},{"key":"ref38","year":"2018","journal-title":"Common Evaluation Platform"},{"key":"ref33","author":"smart","year":"2012","journal-title":"ECRYPT II Yearly Report on Algorithms and Keysizes (2011–2012)"},{"key":"ref32","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368625"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897699"},{"key":"ref36","article-title":"Atalanta: An efficient ATPG for combinational circuits","author":"lee","year":"1993"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref34","author":"sperling","year":"2012","journal-title":"Engineering Change Orders Revisited"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"ref40","year":"2013","journal-title":"Cortex-M0+ Processor"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.264"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_29"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref4","year":"2017","journal-title":"Samsung Galaxy S8 (SM-G950W) Teardown"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0687"},{"key":"ref3","year":"2012","journal-title":"iPhone 5 A6 SoC reverse engineered reveals rare hand-made custom CPU and tri-core GPU"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref29","author":"rahman","year":"2019","journal-title":"The Key Is Left Under the Mat On the Inappropriate Security Assumption of Logic Locking Schemes"},{"key":"ref5","year":"2013","journal-title":"Detecting and Removing Counterfeit Semiconductors in the U S Supply Chain"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"ref7","year":"2018","journal-title":"The big hack How china used a tiny chip to infiltrate u s companies"},{"key":"ref2","year":"2012","journal-title":"Intel’s 22-nm Trigate Transistors Exposed"},{"key":"ref9","year":"2008","journal-title":"Innovation Is at Risk As Semiconductor Equipment and Materials Industry Loses Up to $4 Billion Annually Due to IP Infringement"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243467"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715163"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2019.2904838"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref41","year":"2019","journal-title":"CSAW’19 Logic Locking Conquest"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref26","author":"davidson","year":"1999","journal-title":"Notes on ITC’99 Benchmarks"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9265421\/08967131.pdf?arnumber=8967131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:26Z","timestamp":1651068386000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8967131\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":41,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2968898","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}