{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:18:18Z","timestamp":1774365498090,"version":"3.50.1"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1149549"],"award-info":[{"award-number":["CCF-1149549"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1564302"],"award-info":[{"award-number":["CCF-1564302"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1716352"],"award-info":[{"award-number":["CCF-1716352"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcad.2020.2970019","type":"journal-article","created":{"date-parts":[[2020,1,28]],"date-time":"2020-01-28T22:47:15Z","timestamp":1580251635000},"page":"5183-5196","source":"Crossref","is-referenced-by-count":44,"title":["Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6554-088X","authenticated-orcid":false,"given":"Ayse","family":"Coskun","sequence":"first","affiliation":[]},{"given":"Furkan","family":"Eris","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3256-9942","authenticated-orcid":false,"given":"Ajay","family":"Joshi","sequence":"additional","affiliation":[]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6156-4999","authenticated-orcid":false,"given":"Yenai","family":"Ma","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5178-2119","authenticated-orcid":false,"given":"Aditya","family":"Narayan","sequence":"additional","affiliation":[]},{"given":"Vaishnav","family":"Srinivas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"482","article-title":"Conditional push-pull pulsed latches with 726fJ ps energy-delay product in 65nm CMOS","author":"consoli","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref38","article-title":"NanGate 45nm open cell library","author":"knudsen","year":"2008","journal-title":"Proceedings of CDNLive EMEA"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2017.8277464"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2605093"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369508"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-52548-8"},{"key":"ref35","article-title":"HotSpot 6.0: Validation, acceleration and extension","author":"zhang","year":"2015"},{"key":"ref34","year":"1996","journal-title":"Hspice User Manual"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2012.6542156"},{"key":"ref40","doi-asserted-by":"crossref","first-page":"108","DOI":"10.1109\/66.827350","article-title":"modeling of interconnect capacitance, delay, and crosstalk in vlsi","volume":"13","author":"wong","year":"2000","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248841"},{"key":"ref12","year":"2012","journal-title":"Virtex-7 FPGA VC707 Evaluation Kit"},{"key":"ref13","first-page":"1","article-title":"AMD’s next generation GPU and high bandwidth memory architecture: FURY","author":"macri","year":"2015","journal-title":"Proc IEEE Hot Chips Symp (HCS)"},{"key":"ref14","year":"2020","journal-title":"NVIDIA NVIDIA Tesla P100"},{"key":"ref15","year":"2018","journal-title":"Intel Introduces FOVEROS 3D Die Stacking for More Than Just Memory"},{"key":"ref16","author":"par\u00e8s","year":"2013","journal-title":"3D Interposer for Silicon Photonics"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.61"},{"key":"ref19","year":"2020","journal-title":"Hot Chips 2017 Intel Deep Dives Into EMIB"},{"key":"ref28","first-page":"359","article-title":"Metal layer planning for silicon interposers with consideration of routability and manufacturing cost","author":"liu","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref4","year":"2020","journal-title":"DARPA CHIPS"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059009"},{"key":"ref3","year":"2015","journal-title":"Heterogeneous Integration Chapter in ITRS 2 0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2013.6575674"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980095"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342238"},{"key":"ref2","year":"2020","journal-title":"Heterogeneous Integration Roadmap 2019 Edition"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989111"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240768"},{"key":"ref46","author":"wong","year":"2012","journal-title":"A Comparison of Intel’s 32nm and 22nm Core i5 CPUs Power Voltage Temperature and Frequency"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936172"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2017.8323583"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2017.2710042"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.201"},{"key":"ref42","first-page":"307","article-title":"Thermal management of manycore systems with silicon-photonic networks","author":"zhang","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297375"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753258"},{"key":"ref44","author":"tran","year":"2016","journal-title":"High-bandwidth memory white paper Start your HBM\/2 5D design today"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085480"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00010"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9265421\/8972372-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9265421\/08972372.pdf?arnumber=8972372","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:49Z","timestamp":1651068409000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8972372\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":47,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2970019","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}