{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,27]],"date-time":"2026-09-27T11:03:07Z","timestamp":1790506987109,"version":"4.1.0"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Intel and NSF Joint Research Center on Computer Assisted Programming for Heterogeneous Architectures","award":["CCF-1723773"],"award-info":[{"award-number":["CCF-1723773"]}]},{"name":"Baidu, NEC, and VMWare through the CDSC Industrial Partnership"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcad.2020.2970597","type":"journal-article","created":{"date-parts":[[2020,1,30]],"date-time":"2020-01-30T21:37:51Z","timestamp":1580420271000},"page":"4828-4841","source":"Crossref","is-referenced-by-count":21,"title":["FLASH: Fast, Parallel, and Accurate Simulator for HLS"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5829-4425","authenticated-orcid":false,"given":"Young-Kyu","family":"Choi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5885-0425","authenticated-orcid":false,"given":"Yuze","family":"Chi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jie","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2887-6963","authenticated-orcid":false,"given":"Jason","family":"Cong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","year":"2019","journal-title":"Merlin Compiler"},{"key":"ref38","year":"2019","journal-title":"Rose Compiler Infrastructure"},{"key":"ref33","year":"2017","journal-title":"FIFO Generator V13 2 (PG057)"},{"key":"ref32","article-title":"Performance debugging frameworks for high-level synthesis","author":"choi","year":"2019"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/BF01150855"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240850"},{"key":"ref37","year":"2000","journal-title":"Intel IA-64 Architecture Software Developer s Manual"},{"key":"ref36","author":"allen","year":"2002","journal-title":"Optimizing Compilers for Modern Architectures A Dependence-Based Approach"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14753"},{"key":"ref34","author":"cormen","year":"2005","journal-title":"Introduction to Algorithms"},{"key":"ref10","year":"2019","journal-title":"ZeBu Fast Emulation"},{"key":"ref40","year":"2012","journal-title":"ChipScope Pro Software and Cores (UG029)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927498"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.25"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2565204"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927495"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689087"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.44"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062230"},{"key":"ref18","author":"cong","year":"2016","journal-title":"Revisiting fpga acceleration of molecular dynamics simulation with dynamic data flow behavior in high-level synthesis"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593143"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.03.014"},{"key":"ref4","article-title":"SparkCL: A unified programming framework for accelerators on heterogeneous clusters","author":"segal","year":"2015"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062243"},{"key":"ref3","year":"2019","journal-title":"Intel FPGA SDK for OpenCL Pro Edition"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196109"},{"key":"ref29","author":"snyder","year":"2017","journal-title":"Verilator Speedy Reference Models Direct From RTL"},{"key":"ref5","first-page":"427","article-title":"A common backend for hardware acceleration on FPGA","author":"sozzo","year":"2017","journal-title":"Proc IEEE Int Conf Comput Design"},{"key":"ref8","year":"2019","journal-title":"Incisive Enterprise Simulator"},{"key":"ref7","year":"2019","journal-title":"ModelSim PE"},{"key":"ref2","year":"2018","journal-title":"Vivado High-Level Synthesis (UG902)"},{"key":"ref9","year":"2019","journal-title":"VCS - Functional Verification Solution"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834439"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293969"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377620"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293918"},{"key":"ref47","author":"pouchet","year":"2015","journal-title":"Polybench\/c"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"ref42","year":"2019","journal-title":"UltraScale architecture and product data sheet overview (DS890)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203844"},{"key":"ref41","year":"2019","journal-title":"Quartus Prime Pro Edition Handbook"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662524"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240838"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865424"},{"key":"ref43","year":"2016","journal-title":"Intel Xeon Processor E5-2680 V4"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419903"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9265421\/8976247-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9265421\/08976247.pdf?arnumber=8976247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:17Z","timestamp":1651068377000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8976247\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":48,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2970597","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}