{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T01:21:00Z","timestamp":1774315260284,"version":"3.50.1"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007065","name":"NVIDIA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007065","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcad.2020.2971531","type":"journal-article","created":{"date-parts":[[2020,2,4]],"date-time":"2020-02-04T21:22:27Z","timestamp":1580851347000},"page":"5083-5096","source":"Crossref","is-referenced-by-count":51,"title":["ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9887-5109","authenticated-orcid":false,"given":"Wuxi","family":"Li","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8535-7698","authenticated-orcid":false,"given":"Jiaqi","family":"Gu","sequence":"additional","affiliation":[]},{"given":"Haoxing","family":"Ren","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7584-3489","authenticated-orcid":false,"given":"Brucek","family":"Khailany","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5705-2501","authenticated-orcid":false,"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","year":"2018","journal-title":"LEMON"},{"key":"ref38","year":"2018","journal-title":"Munkres-CPP"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055188"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357975"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2748025"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3108140"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CDC.2008.4739098"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/BF01584237"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2312005.2312058"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1137\/0201013"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2478963"},{"key":"ref40","author":"kumar","year":"2002","journal-title":"Introduction to Parallel Computing"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846365"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511141"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372662"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717770"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648843"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"ref17","first-page":"1","article-title":"Generalized augmented Lagrangian and its applications to VLSI global placement","author":"zhu","year":"2018","journal-title":"Proc 55th ACM\/ESDA\/IEEE Design Automat Conf (DAC)"},{"key":"ref18","first-page":"1","article-title":"Analytical solution of Poisson’s equation and its application to VLSI global placement","author":"zhu","year":"2018","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317782"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2019.00105"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593120"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2018.8547587"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2007.373223"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3108140"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2360453"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989004"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560523"},{"key":"ref2","first-page":"48","article-title":"An efficient and effective detailed placement algorithm","author":"pan","year":"2005","journal-title":"Proc ICCAD"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240828"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/103724.103725"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"},{"key":"ref20","first-page":"37","article-title":"Parallel simulated annealing strategies for VLSI cell placement","author":"chandy","year":"1996","journal-title":"Proc 9th Int Conf VLSI Design"},{"key":"ref45","first-page":"216","article-title":"The ISPD2005 placement contest and benchmark suite","author":"nam","year":"2005","journal-title":"Proc ACM ISPD"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927481"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2102780"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.17"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2712665"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372614"},{"key":"ref41","author":"jaja","year":"1992","journal-title":"An Introduction to Parallel Algorithms"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687525"},{"key":"ref44","article-title":"Incremental timing-driven placement with displacement constraint","author":"jesuthasan","year":"2015"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317803"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2774277"},{"key":"ref25","first-page":"922","article-title":"UTPlaceF 3.0: A parallelization framework for modern FPGA global placement","author":"li","year":"2017","journal-title":"Proc IEEE ICCAD"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9265421\/08982049.pdf?arnumber=8982049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:49Z","timestamp":1651068409000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8982049\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":47,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2971531","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}