{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:52:32Z","timestamp":1780674752312,"version":"3.54.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico, Brazil","doi-asserted-by":"publisher","award":["141686\/2019-7"],"award-info":[{"award-number":["141686\/2019-7"]}],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior, Brazil\u2014Finance","doi-asserted-by":"publisher","award":["001"],"award-info":[{"award-number":["001"]}],"id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcad.2020.2974343","type":"journal-article","created":{"date-parts":[[2020,2,18]],"date-time":"2020-02-18T08:16:35Z","timestamp":1582013795000},"page":"5295-5303","source":"Crossref","is-referenced-by-count":8,"title":["A Directed Test Generator for Shared-Memory Verification of Multicore Chip Designs"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2269-7331","authenticated-orcid":false,"given":"Gabriel A. G.","family":"Andrade","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3636-1126","authenticated-orcid":false,"given":"Marleson","family":"Graf","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8668-181X","authenticated-orcid":false,"given":"Nicolas","family":"Pfeifer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9384-8347","authenticated-orcid":false,"given":"Luiz C. V.","family":"dos Santos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"3","article-title":"Automated generation of directed tests for transition coverage in cache coherence protocols","author":"qin","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403539"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801239"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240852"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.183"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006710"},{"key":"ref16","article-title":"Memory consistency models for shared-memory multiprocessors","author":"gharachorloo","year":"1995"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2894376"},{"key":"ref18","author":"elver","year":"2016","journal-title":"McVerSi Framework"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Architect News"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_25"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037723"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694391"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771799"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446099"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.373"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.138"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9265421\/09000506.pdf?arnumber=9000506","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:26Z","timestamp":1651068386000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9000506\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":19,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2974343","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}