{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T08:26:37Z","timestamp":1770539197607,"version":"3.49.0"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcad.2020.2977604","type":"journal-article","created":{"date-parts":[[2020,3,3]],"date-time":"2020-03-03T21:55:12Z","timestamp":1583272512000},"page":"5225-5237","source":"Crossref","is-referenced-by-count":3,"title":["Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6510-3551","authenticated-orcid":false,"given":"Iftikhar A.","family":"Soomro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Samie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5752-1873","authenticated-orcid":false,"given":"Ian K.","family":"Jennions","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2697410"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437621"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ACQED.2015.7274001"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1016\/j.mejo.2011.04.007","article-title":"Current-mode full-duplex (CMFD) signaling for high-speed chip-to-chip interconnect","volume":"42","author":"rao","year":"2011","journal-title":"Microelectron J"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2011.08.001"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835837"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2306951"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226455"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894302"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0008"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2513756"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891719"},{"key":"ref11","year":"2015","journal-title":"ITRS 2 0 Heterogeneous Integration Chapter 2015"},{"key":"ref12","first-page":"1","year":"2013"},{"key":"ref13","first-page":"1","year":"2005"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519330"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2766146"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2780054"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834228"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783724"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1990.130272"},{"key":"ref4","first-page":"874","author":"ababei","year":"2004","journal-title":"Exploring Potential Benefits of 3D FPGA Integration"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432139"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617464"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.482203"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.10.45"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176689"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1201\/9781315215709"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2160177"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041747"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041802"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1137\/0209062"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826560"},{"key":"ref47","first-page":"294","article-title":"A structured test re-use methodology for core-based system chips","author":"varma","year":"2002","journal-title":"Proc Int Test Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2003.1231669"},{"key":"ref42","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1109\/4.753686","article-title":"A 1-Gb\/s bidirectional I\/O buffer using the current-mode scheme","volume":"34","author":"sim","year":"1999","journal-title":"IEEE J Solid-State"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2079350"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193839"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337531"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2471098"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1543438.1543442"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751864"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9265421\/09023397.pdf?arnumber=9023397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:26Z","timestamp":1651068386000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9023397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":48,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2977604","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}