{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:14Z","timestamp":1740132014848,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcad.2020.2982134","type":"journal-article","created":{"date-parts":[[2020,3,20]],"date-time":"2020-03-20T19:59:00Z","timestamp":1584734340000},"page":"4635-4644","source":"Crossref","is-referenced-by-count":2,"title":["Temperature Aware Adaptations for Improved Read Reliability in STT-MRAM Memory Subsystem"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7957-8443","authenticated-orcid":false,"given":"Saravanan","family":"Sethuraman","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6596-2292","authenticated-orcid":false,"given":"Venkata Kalyan","family":"Tavva","sequence":"additional","affiliation":[]},{"given":"Karthick","family":"Rajamani","sequence":"additional","affiliation":[]},{"given":"Chitra K.","family":"Subramanian","sequence":"additional","affiliation":[]},{"given":"Kyu-Hyoun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hillery C.","family":"Hunter","sequence":"additional","affiliation":[]},{"given":"M. B.","family":"Srinivas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1063\/1.2219997"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2043645"},{"journal-title":"Applying 2011 ASHRAE data center guidelines to HP ProLiant-based facilities","year":"2012","key":"ref33"},{"journal-title":"AN4017 Understanding Temperature Specifications An Introduction","year":"2017","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"article-title":"Modeling and design of STT-MRAMs","year":"2011","author":"dorrance","key":"ref30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2997650"},{"key":"ref36","first-page":"201","article-title":"Simulating DRAM controllers for future system architecture exploration","author":"andreas","year":"2014","journal-title":"Proc IEEE Int Symp Perform Anal Syst Softw (ISPASS)"},{"journal-title":"SPEC","year":"0","key":"ref35"},{"year":"2020","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357091"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2521712"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.58.R2917"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927049"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1186\/1687-6180-2012-211"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220458"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.118"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.80"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref19","first-page":"1","article-title":"State-restrict MLC STT-RAM designs for high-reliable high-performance memory system","author":"wen","year":"2014","journal-title":"Proc 51st IEEE Design Autom Conf (DAC)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897979"},{"journal-title":"Memory characterization of workloads using instrumentation-driven simulation—A pin-based memory characterization of the spec cpu2000 and spec cpu2006 benchmark suites","year":"2007","author":"jaleel","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427985"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132416"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-2720-8_2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783375"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2016.2539256"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2011.5994475"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3536482"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0145"},{"journal-title":"TN-00-08 Thermal Applications Introduction","year":"2020","key":"ref45"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744908"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527449"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2210226"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"3821","DOI":"10.1109\/TMAG.2012.2200469","article-title":"STT-RAM cell design considering CMOS and MTJ temperature dependence","volume":"48","author":"xiuyuan","year":"2012","journal-title":"IEEE Trans Magn"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSimE.2016.7463380"},{"key":"ref26","first-page":"17","article-title":"Device performance in a fully functional 800 MHz DDR3 spin torque magnetic random access memory","author":"janesky","year":"2013","journal-title":"Proc 5th IEEE Int Memory Workshop"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2016.2608910"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2243133"},{"key":"ref43","first-page":"1","article-title":"Improving STT-MRAM density through multibit error correction","author":"del bel","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9265421\/09043903.pdf?arnumber=9043903","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:17Z","timestamp":1651068377000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9043903\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":45,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2982134","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}